Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HCMOS6 Search Results

    HCMOS6 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    256K DPRAM

    Abstract: CB45000 ST20 programmable schmitt trigger tristate nand gate
    Text: CB45000 SERIES  HCMOS6 STANDARD CELLS FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 0.35 micron 5 layer metal HCMOS6 process, retrograde well technology, low resistance salicided active areas and polysilicide gates. 3.3 V optimized transistor with 5 V I/O interface capability


    Original     		PDF CB45000 256K DPRAM ST20 programmable schmitt trigger tristate nand gate

    tristate nand gate

    Abstract: HCMOS6
    Text: CB45000 SERIES  HCMOS6 STANDARD CELLS PRELIMINARY DATA FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 0.35 micron 5 layer metal HCMOS6 process, retrograde well technology, low resistance salicided active areas and polysilicide gates. 3.3 V optimized transistor with 5 V I/O interface capability


    Original     		PDF CB45000 tristate nand gate HCMOS6

    Transistor morocco 9740

    Abstract: Ablebond 8360 con hdr hrs ablebond 8086 interfacing with 8254 peripheral Date Code Formats diodes St Microelectronics formatter board Canon interfacing of 8237 with 8086 ST tOP MaRKinGS 388BGA
    Text: RELIABILITY REPORT Q98001 SICL BUSINESS UNIT REPORT NUMBER : Q98001 QUALIFICATION TYPE : NEW DEVICE - NEW PACKAGE DEVICE : STPC Client SIP101 SALES TYPES : STPCD0166BTC3 - STPCD0175BTC3 TECHNICAL CODE : MDBT*CHDT1BR PROCESS : HCMOS6 - CROLLES FAB LOCATION


    Original     		PDF Q98001 SIP101) STPCD0166BTC3 STPCD0175BTC3 388BGA Transistor morocco 9740 Ablebond 8360 con hdr hrs ablebond 8086 interfacing with 8254 peripheral Date Code Formats diodes St Microelectronics formatter board Canon interfacing of 8237 with 8086 ST tOP MaRKinGS

    ana60

    Abstract: AFM2 AFM8 hdlc INTEL 386EX TDA 1512 STLC5466 TQFP176 Motorola CMOS Dynamic RAM 1M x 1 1989
    Text: STLC5466 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 64 TX HDLCs with broadcasting capability and/ or CSMA/CR function with automatic restart in case of Tx frame abort


    Original     		PDF STLC5466 64KB/S ana60 AFM2 AFM8 hdlc INTEL 386EX TDA 1512 STLC5466 TQFP176 Motorola CMOS Dynamic RAM 1M x 1 1989

    PIR CONTROLLER LP 0001

    Abstract: ED-9P PDCR 912 pdcr 921 23D31 D950 D950CORE ST18-AU1 dialnorm dynamic range dsei 17-12
    Text: ST18-AU1 SIX-CHANNEL DOLBY AC3/MPEG2 AUDIO DECODER PRELIMINARY DATA FEATURES • ■ ■ ■ Single chip multi-function audio decoder able to decompress DOLBY AC-3, MPEG-1 and MPEG-2 audio streams. ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Emulation unit and TAP


    Original     		PDF ST18-AU1 PIR CONTROLLER LP 0001 ED-9P PDCR 912 pdcr 921 23D31 D950 D950CORE ST18-AU1 dialnorm dynamic range dsei 17-12

    Viterbi Trellis Decoder texas

    Abstract: PQFP144 ST70134 ST70135A STLC60135 aoc monitor
    Text: ST70135A ASCOTTM DMT TRANSCEIVER • DMT MODEM FOR CPE ADSL, COMPATIBLE WITH THE FOLLOWING STANDARDS: - ANSI T1.413 ISSUE 2 - ITU-T G.992.1 G.DMT - ITU-T G.992.2 (G.LITE) ■ SUPPORTS EITHER ATM (UTOPIA LEVEL 1 & 2) OR BITSTREAM INTERFACE ■ 16 BIT MULTIPLEXED MICROPROCESSOR


    Original     		PDF ST70135A Viterbi Trellis Decoder texas PQFP144 ST70134 ST70135A STLC60135 aoc monitor

    atu-c

    Abstract: PQFP144 block ifft STLC60134 STLC60135 TQFP64 TQFP-64 IFFT adsl chipset block diagram 11MHz CRYSTAL OSCILLATOR
    Text: STLC60134 STLC60135  ADSL MODEM CHIP SET PRODUCT PREVIEW COMPLETE CHIP SET FOR ADSL MODEM FUNCTIONS COMPLIANCE WITH ANSI T1.413 ISSUE 1 & ISSUE 2 IMPLEMENTS DISCRETE MULTITONE DMT MODULATION AND DEMODULATION DATA RATES UP TO 8Mbps DOWNSTREAM AND TO 1Mbps UPSTREAM WITH 32Kbps


    Original     		PDF STLC60134 STLC60135 32Kbps 32Mbps 3125KHz atu-c PQFP144 block ifft STLC60134 STLC60135 TQFP64 TQFP-64 IFFT adsl chipset block diagram 11MHz CRYSTAL OSCILLATOR

    PQFP14

    Abstract: tl 72 oz PQFP144 STLC60134 STLC60135 ST60135
    Text: STLC60135  TOSCA ADSL DMT TRANSCEIVER DTM modem for ADSL, compatible with the following standards: – ANSI T1.413 Issue 2 – ITU-T G.992.1 G.dmt – ITU-T G.992.2 (G.lite) Same chip for both ATU-C and ATU-R Supports either ATM (Utopia level 1 & 2) or bitstream interface


    Original     		PDF STLC60135 PQFP14 tl 72 oz PQFP144 STLC60134 STLC60135 ST60135

    T68020

    Abstract: AFM2 STLC5466 TQFP176 AR1010 34H36 INTEL 386EX equivalent TQFP-176 motorola 68000 architecture INTEL86
    Text: STLC5466 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 64 TX HDLCs with broadcasting capability and/ or CSMA/CR function with automatic restart in case of Tx frame abort 64 RX HDLCs including Address


    Original     		PDF STLC5466 64KB/S T68020 AFM2 STLC5466 TQFP176 AR1010 34H36 INTEL 386EX equivalent TQFP-176 motorola 68000 architecture INTEL86

    Kenwood

    Abstract: delta sigma modulation and demodulation Delta ac servo motor TDA7522 TDA7473 TQFP80 512x16Bit TDA7521 56MIPS adaptive delta demodulator
    Text: TDA7522 Digital Servo & Decoder PRODUCT PREVIEW • BUILT IN 8Bit MICROCONTROLLER STANDARD ST7 with: – 24 KByte ROM available for ST7 & Servo-Audio DSP – 1024Byte RAM, including 128byte stack – 4KByte RAM for CD-Text memory (for 1block) – Built in R-W subcode buffer (Max. 144Byte


    Original     		PDF TDA7522 1024Byte 128byte 144Byte 16bit TQFP80 Kenwood delta sigma modulation and demodulation Delta ac servo motor TDA7522 TDA7473 TQFP80 512x16Bit TDA7521 56MIPS adaptive delta demodulator

    PQFP144

    Abstract: STLC60134 STLC60135
    Text: STLC60135 TOSCA ADSL DMT TRANSCEIVER DTM modem for ADSL, compatible with the following standards: – ANSI T1.413 Issue 2 – ITU-T G.992.1 G.dmt – ITU-T G.992.2 (G.lite) Same chip for both ATU-C and ATU-R Supports either ATM (Utopia level 1 & 2) or bitstream interface


    Original     		PDF STLC60135 PQFP144 STLC60134 STLC60135

    TDA7522

    Abstract: delta sigma modulation and demodulation 50MIPS TDA7521 laser disk spindle motor controller Register TQFP80 STMicroelectronics marking ROM code name c program to interface imu to microcontroller kenwood equalizer crossover
    Text: TDA7522 Digital Servo & Decoder PRODUCT PREVIEW • BUILT IN 8Bit MICROCONTROLLER STANDARD ST7 with: – 24 KByte ROM available for ST7 & Servo-Audio DSP – 1024Byte RAM, including 128byte stack – 4KByte RAM for CD-Text memory (for 1block) – Built in R-W subcode buffer (Max. 144Byte


    Original     		PDF TDA7522 1024Byte 128byte 144Byte 16bit TQFP80 TDA7522 delta sigma modulation and demodulation 50MIPS TDA7521 laser disk spindle motor controller Register TQFP80 STMicroelectronics marking ROM code name c program to interface imu to microcontroller kenwood equalizer crossover

    ADSL Modem circuit diagram

    Abstract: ADSL MODEM PROGRAMMING Viterbi Trellis Decoder TQFP64 package PQFP144 ST70134 ST70135A TQFP64 adsl chipset block diagram A1490
    Text: ST70134 - ST70135A ASCOT ADSL MODEM CHIP SET FOR CPE PRODUCT PREVIEW • COMPLETE CHIP SET FOR ADSL CPE MODEM ■ COMPLIANCE WITH ANSI T1.413 ISSUE 1 & ISSUE 2 & G.992.2 G. LITE ■ IMPLEMENTS DISCRETE MULTITONE (DMT) MODULATION AND DEMODULATION ON CPE SIDE


    Original     		PDF ST70134 ST70135A 32Kbps 32Mbps 3125KHz ADSL Modem circuit diagram ADSL MODEM PROGRAMMING Viterbi Trellis Decoder TQFP64 package PQFP144 ST70135A TQFP64 adsl chipset block diagram A1490

    AFM8

    Abstract: 80C186-16 12 nab 126 v1 386ex AFM2 hdlc tda 1512 triggering scr with microprocessor STLC5466 TQFP176
    Text: STLC5466 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED PRELIMINARY DATA • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 64 TX HDLCs with broadcasting capability and/ or CSMA/CR function with automatic restart in case of Tx frame abort


    Original     		PDF STLC5466 64KB/S AFM8 80C186-16 12 nab 126 v1 386ex AFM2 hdlc tda 1512 triggering scr with microprocessor STLC5466 TQFP176

    TQFP64A

    Abstract: ST70135A PQFP144 ST70134 TQFP64 Diagram of ADSL CPE Analog Front End
    Text: ST70134 - ST70135A ASCOT ADSL MODEM CHIP SET FOR CPE PRODUCT PREVIEW • COMPLETE CHIP SET FOR ADSL CPE MODEM ■ COMPLIANCE WITH ANSI T1.413 ISSUE 1 & ISSUE 2 & G.992.2 G. LITE ■ IMPLEMENTS DISCRETE MULTITONE (DMT) MODULATION AND DEMODULATION ON CPE SIDE


    Original     		PDF ST70134 ST70135A 32Kbps 32Mbps 3125KHz TQFP64A ST70135A PQFP144 TQFP64 Diagram of ADSL CPE Analog Front End

    IP113

    Abstract: ifft transmitter tl 72 oz PQFP144 ST70134 ST70135A STLC60135 ifft block
    Text: ST70135A ASCOTTM DMT TRANSCEIVER • DMT MODEM FOR CPE ADSL, COMPATIBLE WITH THE FOLLOWING STANDARDS: - ANSI T1.413 ISSUE 2 - ITU-T G.992.1 G.DMT - ITU-T G.992.2 (G.LITE) ■ SUPPORTS EITHER ATM (UTOPIA LEVEL 1 & 2) OR BITSTREAM INTERFACE ■ 16 BIT MULTIPLEXED MICROPROCESSOR


    Original     		PDF ST70135A IP113 ifft transmitter tl 72 oz PQFP144 ST70134 ST70135A STLC60135 ifft block

    K6X8008T2B-UF55

    Abstract: m48t35 HY628100BLLT1-55 BR1632 SRAM 4T cell M48T59 m48z32 MK48T12 AN1012 BR1632 safety
    Text: AN1012 APPLICATION NOTE Predicting the Battery Life and Data Retention Period of NVRAMs and Serial RTCs INTRODUCTION Standard SRAM devices have the advantage, over EEPROM and Flash memory, of high write-speed when used as main memory for a processor or microcontroller. Their disadvantage is that they are volatile,


    Original     		PDF AN1012 K6X8008T2B-UF55 m48t35 HY628100BLLT1-55 BR1632 SRAM 4T cell M48T59 m48z32 MK48T12 AN1012 BR1632 safety

    16 bit single cycle mips vhdl

    Abstract: vhdl code for 8 bit barrel shifter vhdl code for 16 bit dsp processor CODE VHDL TO ISA BUS INTERFACE verilog code for 16 bit barrel shifter d950 vhdl code for 4 bit barrel shifter ieee floating point multiplier vhdl powerful ieee floating point vhdl
    Text: D950 DSP CORE presentation V1.02 - August 1999 EMBEDDED DSP CORE APPROACH D950-DSP MAIN FEATURES OVERVIEW D950-DSP TARGET APPLICATIONS APPLICATION SOFTWARE D950 HARDWARE DESIGN KIT DELIVERABLES D950 DEVELOPMENT TOOLSET CUSTOMER SUPPORT D950 DSP core presentation - August 1999 - file: d950mkt1.pre


    Original     		PDF D950-DSP d950mkt1 D950-Core 16-bit ST18952 ST18952 16 bit single cycle mips vhdl vhdl code for 8 bit barrel shifter vhdl code for 16 bit dsp processor CODE VHDL TO ISA BUS INTERFACE verilog code for 16 bit barrel shifter d950 vhdl code for 4 bit barrel shifter ieee floating point multiplier vhdl powerful ieee floating point vhdl

    SiS chipset 486

    Abstract: 486 processor types sis 486 adc vhdl cache in verilog 486DX ST486DX ST486DX4 Gate level simulation without timing ISA VHDL
    Text: ST 486 DX ASIC CORE Fully Static 3.3V 486 DX/DX2/DX4 ASIC CORE PRELIMINARY DATA n n n n n n n n n n Fully Static 486 compatible core able to operate from D.C to 120MHz Manufactured in a 0.35 micron five layer metal HCMOS process 8K byte unified instruction and data cache


    Original     		PDF 120MHz SiS chipset 486 486 processor types sis 486 adc vhdl cache in verilog 486DX ST486DX ST486DX4 Gate level simulation without timing ISA VHDL

    Untitled

    Abstract: No abstract text available
    Text: TDA7522 Digital Servo & Decoder PRODUCT PREVIEW • BUILT IN 8Bit MICROCONTROLLER STANDARD ST7 with: - 24 KByte ROM available for ST7 & Servo-Audio DSP - 1024Byte RAM, including 128byte stack - 4KByte RAM for CD-Text memory (for 1block) - Built in R-W subcode buffer (Max. 144Byte


    OCR Scan     		PDF TDA7522 1024Byte 128byte 144Byte 16bit TQFP80 1024x1r TQFP80

    Untitled

    Abstract: No abstract text available
    Text: 7/ STLC60135Wí TOSCA ADSL DMT TRANSCEIVER • DTM modem for ADSL, compatible with the following standards: - ANSI T 1 .413 Issue 2 - ITU-T G.992.1 G.dmt - ITU-T G.992.2 (G.lite) ■ Same chip for both ATU-C and ATU-R ■ Supports either ATM (Utopia level 1 & 2) or bit­


    OCR Scan     		PDF STLC60135 PQFP144

    Untitled

    Abstract: No abstract text available
    Text: STLC60134 nVfl STLC60135 Ip 9 ADSL MODEM CHIP SET PRODUCT PREVIEW COMPLETE CHIP SET FOR ADSL MODEM FUNCTIONS COMPLIANCE WITH ANSI T1.413 ISSUE 1 & ISSUE2 IMPLEMENTS DISCRETE MULTITONE DMT MODULATION AND DEMODULATION DATA RATES UP TO 8Mbps DOWNSTREAM AND TO 1Mbps UPSTREAM WITH 32Kbps


    OCR Scan     		PDF STLC60134 STLC60135 32Kbps 32Mbps 3125KHz TQFP64 STLC60134/STLC60135 PQFP144

    t0440

    Abstract: PIR CONTROLLER LP 0001 D950-DSP
    Text: C T ^ 7 / S G S -T H O M S O N S T 1 8 -A U 1 SIX-CHANNEL DOLBY AC3/MPEG2 AUDIO DECODER PRELIMINARY DATA FEATURES • Single chip multi-function audio decoder able to decompress DOLBY AC-3, MPEG-1 and MPEG-2 audio streams. ■ Maximum 5.1 channel DOLBY AC-3 decoding


    OCR Scan     		PDF