BT-308
Abstract: ADSP21062 2111 ram BB128 2164 RAM 2101 ram 1kx16 AD14060
Text: DSP and MIXED SIGNAL PROCESSORS MODEL MODEL MODEL MIPS CYLCE CLK TIME IN nsec MHZ PROGRAM RAM ROM DATA RAM CACHE SERIAL HOST PORTS PORT Vcc +3.3V TEMPERATURE RANGE 0>70 -25/85 -55/125 # Pins FIXED POINT Highest Performance: Concurrent Signal Processing ADSP
|
Original
|
21CSP01
21CSP11
21CSP11L
4Kx24
24Kx24
4Kx16
16Kx16
ADSP21062
BT-308
ADSP21062
2111 ram
BB128
2164 RAM
2101 ram
1kx16
AD14060
|
PDF
|
Novatek driver ic
Abstract: Novatek 1/65DUTY
Text: NT75451 132 X 65 RAM-Map STN LCD Controller/Driver V1.0 NT75451 Revision History. 3 Features. 4
|
Original
|
NT75451
Novatek driver ic
Novatek
1/65DUTY
|
PDF
|
S1D15605
Abstract: Display Controller S1D15206 S1D15B01 Acc 2089 S1D15202F yd 2030 ic 5 pins S1D15202F00A s1d15208f op amp ua 743
Text: MF424-21 S1D15000 Series Technical Manual IEEE1394 LCD driverController with RAM S1R75801F00A S1D15000 Series Technical Manual S1D15000 Series Technical Manual ELECTRONIC DEVICES MARKETING DIVISION EPSON Electronic Devices Website http://www.epson.co.jp/device/
|
Original
|
MF424-21
S1D15000
IEEE1394
S1R75801F00A
i8088
i8086
S1D15605
Display Controller
S1D15206
S1D15B01
Acc 2089
S1D15202F
yd 2030 ic 5 pins
S1D15202F00A
s1d15208f
op amp ua 743
|
PDF
|
cxa 8004
Abstract: cxa 8005 lcd 792b 80C51 83C751 83C752 87C751 87C752 8XC751 AN430
Text: Philips Semiconductors Application note Using the 8XC751/752 in multimaster I2C applications function ICs in the I2C family the on-board interface facilitates I/O and RAM expansion, access to EEPROM, and processor-to-processor communications. INTRODUCTION
|
Original
|
8XC751/752
83C751/87C751
80C51
83C752
87C752,
009BH
0055H
0085H
0033H
cxa 8004
cxa 8005
lcd 792b
83C751
87C751
87C752
8XC751
AN430
|
PDF
|
2764 eprom pin diagram
Abstract: 8192X8BIT
Text: ìntéT 2186A FAMILY 8192x8 BIT INTEGRATED RAM • Low-cost, high volume HMOS III technology Simple asynchronous refresh operation/ static RAM compatible ■ High density one transistor cell 2764 EPROM compatible pin-out ■ Single + 5V ± 10% supply Two-line bus control
|
OCR Scan
|
8192x8
28-pin
2764 eprom pin diagram
8192X8BIT
|
PDF
|
2764 eprom
Abstract: INTEL 2764 2764 RAM eprom 2764 hmos intel for RAM 2764 1983 Random Access Memory RAM EPROM 2764 intel 2764 eprom PINOUT
Text: i n y 2186A FAMILY 8 1 9 2 x 8 BIT INTEGRATED RAM • Low-cost, high volume HMOS III technology ■ Simple asynchronous refresh operation/ static RAM compatible ■ High density one transistor cell ■ 2764 EPROM compatible pin-out ■ Single + 5 V ± 10% supply
|
OCR Scan
|
8192x8
28-pin
2764 eprom
INTEL 2764
2764 RAM
eprom 2764
hmos
intel for RAM
2764 1983
Random Access Memory RAM
EPROM 2764 intel
2764 eprom PINOUT
|
PDF
|
INTEL 2186
Abstract: 2186 intel intel 2764 eprom
Text: ERRATA ENCLOSED PomoMOMAew 2186 S7572/3/4 8192 x 8 BIT INTEGRATED RAM • Low-cost, high-volume HMOS technology ■ Simple asynchronous refresh operation/ static RAM compatible ■ High density one transistor cell ■ 2764 EPROM compatible pin-out ■ Single + 5 V ± 1 0 % supply
|
OCR Scan
|
S7572/3/4
28-pin
INTEL 2186
2186 intel
intel 2764 eprom
|
PDF
|
2764 RAM
Abstract: INTEL 2764 EPROM Random Access Memory RAM EPROM 2764 intel 2764 EPROM
Text: IPfôiURMAIf inteT 2186A FAMILY 8 1 9 2 x 8 BIT INTEGRATED RAM • Low-cost, high volume HMOS III technology ■ Simple asynchronous refresh operation/ static RAM compatible ■ High density one transistor cell ■ 2764 EPROM compatible pin-out ■ Single + 5 V ± 10% supply
|
OCR Scan
|
28-pin
2764 RAM
INTEL 2764 EPROM
Random Access Memory RAM
EPROM 2764 intel
2764 EPROM
|
PDF
|
DD27D
Abstract: land pattern for TSOP 2 50 MB257 TM 1828
Text: 3.3V CMOS STATIC RAM 32Kx 16-BIT PRELIMINARY IDT71V008 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 32K x 16 advanced high-speed CMOS Static RAM • Equal access and cycle times — 10/12/15/20ns • One Chip Select plus one Output Enable pin
|
OCR Scan
|
16-BIT
IDT71V008
10/12/15/20ns
44-pin
IDT71V008
288-bit
910-338-207Q
DD27D
land pattern for TSOP 2 50
MB257
TM 1828
|
PDF
|
pinout of ic 4033
Abstract: No abstract text available
Text: 3.3V CMOS STATIC RAM 1 MEG 256K x 4-BIT REVOLUTIONARY PINOUT PRELIMINARY IDT71V128 Integrated D evice T echnology, Inc. FEATURES: DESCRIPTION: • 256K x 4 advanced high-speed CM O S static RAM • JEDEC revolutionary pinout (center power/GND) for reduced noise.
|
OCR Scan
|
IDT71V128
12/15/20ns
32-pin
T71V128
576-bit
MO-061,
PSC-4033
pinout of ic 4033
|
PDF
|
Untitled
Abstract: No abstract text available
Text: jdt Integrated Device Technology, Inc. 3.3V C M O S STATIC RAM 1 MEG 128K x 8) CENTER POWER & GROUND PINOUT PRELIMINARY IDT71V124SA FEATURES: DESCRIPTION: • 128K x 8 advanced high-speed C M O S static RAM • JED EC revolutionary pinout (center power/GND) for
|
OCR Scan
|
IDT71V124SA
10/12/15/20ns
32-pin
400-mil
32pin
IDT71V124
576-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS STATIC RAM 1 MEG 256K x 4-BIT IDT71028 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 256K x 4 advanced high-speed CM O S static RAM • Equal access and cycle times — Commercial: 12/15/17/20ns • One Chip Select plus one Output Enable pin
|
OCR Scan
|
IDT71028
12/15/17/20ns
T71028
576-bit
MO-061,
S5771
|
PDF
|
IDT71028S
Abstract: No abstract text available
Text: CMOS STATIC RAM 1 MEG 256K x 4-BIT IDT71028S70 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 256K x 4 C M O S static RAM • Equal access and cycle times — Commercial: 70ns • One Chip Select plus one Output Enable pin • Bidirectional data Inputs and outputs directly
|
OCR Scan
|
IDT71028S70
T71028
576-bit
MO-061,
IDT71028S
|
PDF
|
S0323
Abstract: IDT71024S70 K 3568
Text: CMOS STATIC RAM 1 MEG 128K x 8-BIT IDT71024S70 FEATURES: DESCRIPTION: • 1 2 8 K x 8 CM O S static RAM • Equal access and cycle times — Commercial: 70ns • Two Chip Selects plus one Output Enable pin • Bidirectional inputs and outputs directly TTL-compatible
|
OCR Scan
|
IDT71024S70
T71024
576-bit
MO-061,
S5771
S0323
IDT71024S70
K 3568
|
PDF
|
|
|
7C192-12
Abstract: 7C192-15 A10C CY7C191 CY7C192 CY7C192-25PC
Text: CY7C191 CY7C192 if CYPRESS 64K x 4 Static RAM with Separate I/O Features Functional Description • High speed — 12 ns • Transparent write CY7C191 • CMOS for optimum speed/power • Low active power T he CY7C191 and CY7C192 are highperform ance CM OS static RAM s orga
|
OCR Scan
|
CY7C191
CY7C192
CY7C191)
CY7C192
CY7C192â
45LMB
28-Pin
38-00076-J
tADvI15!
7C192-12
7C192-15
A10C
CY7C192-25PC
|
PDF
|
s0324
Abstract: land pattern for TSOP idt IDT land pattern tsop 6
Text: CMOS STATIC RAM 1 MEG 128K x 8-BIT REVOLUTIONARY PINOUT PRELIMINARY IDT71124 In te g ra te d De v ic e T e ch n o lo g y, Inc. FEATURES: DESCRIPTION: • 128K x 8 advanced high-speed CMOS static RAM • JED E C revolutionary pinout (center power/G ND) for
|
OCR Scan
|
IDT71124
12/15/20ns
32-pin
576-bit
MO-061,
PSC-4033
s0324
land pattern for TSOP idt
IDT land pattern tsop 6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LS Is <DRAM MODULE MH1 M36BYJ-6,-7/ MH1 M36BNYJ-6,-7 FAST PAGE MODE 37748736-BIT 1048576-WQRD BY 36-BIT) DYNAMIC RAM DESCRIPTION PIN CONFIGURATION (TOP VIEW) [Single side] The M H1M36BYJ/BNYJ is 1048576-word x 36-bit dynamic RAM and consists of 9 industry standard 1M x 4 dynamic
|
OCR Scan
|
M36BYJ-6
M36BNYJ-6
37748736-BIT
1048576-WQRD
36-BIT)
H1M36BYJ/BNYJ
1048576-word
36-bit
002b357
MH1M36BYJ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS STATIC RAM 1 MEG 128K x 8-BIT REVOLUTIONARY PINOUT PRELIMINARY IDT71124 In te g ra te d De v ic e T e ch n o lo g y, Inc. FEATURES: DESCRIPTION: • 128K x 8 advanced high-speed CMOS static RAM • JED E C revolutionary pinout (center power/G ND) for
|
OCR Scan
|
IDT71124
12/15/20ns
32-pin
IDT71124
576-bit
MO-061,
S5771
|
PDF
|
J61-10
Abstract: No abstract text available
Text: CY7B161 CY7B162 CYPRESS SEMICONDUCTOR 16,384 x 4 Static RAM Separate I/O Features Functional Description • T h e CY7B161 and C Y 7BI62 are high-per form ance BiCM OS static RAM s orga nized as 16,384 by 4 bits with separate I/O . T hese R A M s are developed by A spen
|
OCR Scan
|
CY7B161
CY7B162
7B162
CY7B16ry
CY7B162
8-A-00014-B
J61-10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: blE D • b 2 M^ 0 2 5 QQ2 0 3 3 Ö 3 1 2 ■ M IT I MITSUBISHILSIs MH25632XJ,SXJ-8,-10 MITSUBISHI MEMORY/ASIC FAST PAGE MODE 8388608-BIT(262144-WORD BY 32-BIT)DYNAMIC RAM DESCRIPTION MH25632XJ, SXJ is 262144-w ord by 3 2 -b it dynamic RAM module. This consists of tw o industry standard 2 5 6 K x 16bit
|
OCR Scan
|
MH25632XJ
8388608-BIT
262144-WORD
32-BIT
MH25632XJ,
262144-w
16bit
83886Q8-BIT
262144-WORP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NJU6455 PRELIMINARY BIT MAP LCD DRIVER • GENERAL DESCRIPTION The NJU6455 is a bit map LCD driver to display graphics or characters. It contains 10,400 bit display data RAM, microprocessor inter face circuits, instruction decoder, 128-segment and totally
|
OCR Scan
|
NJU6455
NJU6455
128-segment
33-common
33-driver
NJU6455.
|
PDF
|
182050
Abstract: MC141511T2 MC141511
Text: M O TO R O LA Order this document by MC141511/D SEMICONDUCTOR TECHNICAL DATA Advance Information LCD Segm ent Driver CMOS The MC141511 is a LCD frontplane segment driver chip which includes a 656 x 8 display RAM. The MC68HC05L10 microcomputer is the companion
|
OCR Scan
|
MC141511/D
MC141511
MC68HC05L10
MC68HC05L10,
MC141511,
5248-pixel
uxed-by-41
4096-pixel
uxed-by-32
MC141511s.
182050
MC141511T2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NJU6455 PRELIMINARY BIT MAP LCD DRIVER • G EN ERA L DESCRIPTIO N The NJU6455 is a bit map LCD driver to display graphics or characters. It contains 10,400 bit display data RAM, microprocessor inter face circuits, instruction decoder, 128-segment and totally
|
OCR Scan
|
NJU6455
128-segment
33-common
33-driver
NJU6455.
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in y 2187A FAMILY 8 1 9 2 x 8 BIT INTEGRATED RAM • Simple synchronous refresh operation Low-cost, high-volume HMOS technology ■ 2764 EPROM compatible pin-out High density one transistor cell ■ Two-line bus control Single + 5 V + 10% supply Proven HMOS Reliability
|
OCR Scan
|
28-pin
|
PDF
|
