Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DS031-2 XILINX Search Results

    DS031-2 XILINX Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    VERSALDEMO1Z Renesas Electronics Corporation Xilinx Versal ACAP Demonstration Board Visit Renesas Electronics Corporation
    ISL8024DEMO2Z Renesas Electronics Corporation Power Module for Xilinx RFSoC Applications Demonstration Board Visit Renesas Electronics Corporation
    ISL91211BIK-REF2Z Renesas Electronics Corporation Xilinx Spartan-7 FPGAs Reference Board Visit Renesas Electronics Corporation
    ISL91211A-BIK-REFZ Renesas Electronics Corporation Xilinx Artix-7 FPGAs Reference Board Visit Renesas Electronics Corporation
    ISL91211AIK-REFZ Renesas Electronics Corporation Xilinx Zynq-7000 SoC Reference Board Visit Renesas Electronics Corporation

    DS031-2 XILINX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC2V1000 Pin-out

    Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500

    LVDSEXT-25

    Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25

    XC2V1000 Pin-out

    Abstract: Virtex-II Field-Programmable Gate Arrays XC2V80 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit DS031-1, DS031-2, DS031-3, DS031-4, XC2V1000 Pin-out Virtex-II Field-Programmable Gate Arrays XC2V80 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500

    16x1D

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.3 January 25, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Virtex-II I/O blocks (IOBs) are provided in groups of two or four on the perimeter of each device.


    Original     		PDF DS031-2 DS031-2, DS031-3, DS031-1, DS031-4, 16x1D

    LVDCI33

    Abstract: IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, LVDCI33 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124

    wireless encrypt

    Abstract: XC2V8000 IO-L93N XC2V2000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit FG676 FF1152, FF1517, BF957 DS031-1, DS031-3, wireless encrypt XC2V8000 IO-L93N XC2V2000

    Field-Programmable Gate Arrays

    Abstract: XC2V80 XC2V1000 Pin-out IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 8 bit multiplier VERILOG
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.5 April 2, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit DS031-1, DS031-2, DS031-3, DS031-4, Field-Programmable Gate Arrays XC2V80 XC2V1000 Pin-out IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 8 bit multiplier VERILOG

    16x1D

    Abstract: "Digital Delay Lines" XC2V3000 1 of 8 multiplexer circuit diagram of 32-1 multiplexer circuit diagram of 8-1 multiplexer design logic Xilinx jtag cable pcb Schematic LVCMOS15 LVCMOS25 LVCMOS33
    Text: 40 Virtex -II Platform FPGAs: Detailed Description R DS031-2 v3.1 October 14, 2003 Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 16x1D "Digital Delay Lines" XC2V3000 1 of 8 multiplexer circuit diagram of 32-1 multiplexer circuit diagram of 8-1 multiplexer design logic Xilinx jtag cable pcb Schematic LVCMOS15 LVCMOS25 LVCMOS33

    XC2V2000

    Abstract: XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.5 April 2, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit XC2V1500 FG676 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V2000 XC2V10000

    LVDS-25

    Abstract: LVDS25 16X1S LVDSEXT25 LVDSEXT-25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v2.0 July 16, 2002 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 DS031-1, DS031-3, DS031-2, DS031-4, LVDS-25 LVDS25 16X1S LVDSEXT25 LVDSEXT-25

    LVDCI18

    Abstract: LVDCI25 CLB 2711
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.2 January 15, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit LVDCI18 LVDCI25 CLB 2711

    wireless encrypt

    Abstract: BF957
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit wireless encrypt BF957

    XC2V1000 Pin-out

    Abstract: FG256 FF1152 xc2v1000 XC2V8000 XC2V80 XC2V10000 BF957
    Text: Packaging Pinouts Footprints inSilicon: Compatible Pinouts in Virtex-II Devices Enhance Design Flexibility Advanced Virtex-II architecture allows you to change FPGA densities without changing PCB designs. by Jean-Louis Brelet Product Applications Manager, Xilinx


    Original     		PDF FF896 FF1152 XC2V1000 Pin-out FG256 xc2v1000 XC2V8000 XC2V80 XC2V10000 BF957

    QDR pcb layout

    Abstract: XAPP750 UG002 CLK180 FF1152 K7R323684M K7R323684M-FC20 XC2VP20 phase control trailing edge schematic D0DCM
    Text: Application Note: Virtex-II Series R XAPP750 v1.0 May 24, 2004 Summary QDR II SRAM Local Clocking Interface for Virtex-II Pro Devices Author: Olivier Despaux This application note describes a 200 MHz four-word burst QDR II SRAM interface implemented in a Virtex-II Pro XC2VP20 FF1152 –6 device. This implementation uses local


    Original     		PDF XAPP750 XC2VP20 FF1152 K7R323684M-FC20 40Interface QDR pcb layout XAPP750 UG002 CLK180 FF1152 K7R323684M phase control trailing edge schematic D0DCM

    XAPP753

    Abstract: ISERDES OSERDES TMSC6000 RAMB16 TMS320C64xx cpu XC4VLX25 microblaze block architecture IPC-2141 NEWNES RADIO
    Text: Interfacing Xilinx FPGAs to TI DSP Platforms Using the EMIF Application Note XAPP753 v2.0.1 January 29, 2007 R R Xilinx is disclosing this Specification to you solely for use in the development of designs to operate on Xilinx FPGAs. Except as stated herein,


    Original     		PDF XAPP753 IPC-2141 IPC-D-317A, 0-13-084408-x) XAPP753 ISERDES OSERDES TMSC6000 RAMB16 TMS320C64xx cpu XC4VLX25 microblaze block architecture NEWNES RADIO

    RAM16X8

    Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
    Text: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original     		PDF XC2064, XC3090, XC4005, XC5210 RAM16X8 verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics

    Z-44 MOSFET

    Abstract: mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog
    Text: Integrator /IM-LT3 Interface Module User Guide Copyright 2005, 2006 ARM Limited. All rights reserved. ARM DUI 0216B Integrator/IM-LT3 User Guide Copyright © 2005, 2006 ARM Limited. All rights reserved. Release Information Description Issue Confidentiality


    Original     		PDF 0216B Z-44 MOSFET mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog

    BG728

    Abstract: CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell
    Text: Virtex -II Platform FPGAs: Complete Data Sheet R DS031 October 14, 2003 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 BG728 CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell

    XC2V1000

    Abstract: XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.4 March 1, 2005 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 43 pages • • • • • • • • • • • • Summary of Features


    Original     		PDF DS031 18-Kb 18-Bit DS031-4 XC2V1000 XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000

    fgg 484

    Abstract: FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.3 June 24, 2004 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics DS031-1 (v3.3) June 24, 2004 7 pages DS031-3 (v3.3) June 24, 2004 42 pages •


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 18-Kb 18-Bit DS031-4 fgg 484 FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system

    XC2V1500

    Abstract: FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt
    Text: Virtex-II Platform FPGAs: Complete Data Sheet R DS031 March 29, 2004 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 FF1152) BF957) DS031-4 XC2V1500 FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt

    FGG676

    Abstract: H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.5 November 5, 2007 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 43 pages • • • • • • • • • • • • Summary of Features


    Original     		PDF DS031 18-Kb 18-Bit DS031-4 FGG676 H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v4.0 April 7, 2014 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 44 pages • •


    Original     		PDF DS031 18-Kb 18-Bit DS031-4

    6 tap FIR Filter

    Abstract: xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500
    Text: Virtex -II Platform FPGAs: Complete Data Sheet R DS031 August 1, 2003 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 6 tap FIR Filter xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500