XC2VP20 Search Results

XC2VP20 Price and Stock

Filter by Manufacturer


AMD XC2VP20-5FG676C IC FPGA 404 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP20-5FG676C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP20-5FF896C IC FPGA 556 I/O 896FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP20-5FF896C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP20-6FG676C IC FPGA 404 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP20-6FG676C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP20-6FF896C IC FPGA 556 I/O 896FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP20-6FF896C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP20-7FG676C IC FPGA 404 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP20-7FG676C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now

Find more XC2VP20 price and stock on Findchips.com

XC2VP20 Datasheets (72)

Part	Manufacturer	Description	Datasheet Type	PDF
XC2VP20	Xilinx	IC,FPGA,20880-CELL,CMOS,BGA,896PIN,PLASTIC	Original	PDF
XC2VP20-5FF1152C	Xilinx	20880 LOGIC CELLS 8 ROCKET IOS 2 POWER P	Original	PDF
XC2VP20-5FF1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 564 I/O 1152FCBGA	Original	PDF
XC2VP20-5FF1152I	Xilinx	20880 Logic Cells 8 Rocket IOs 2 Power P	Original	PDF
XC2VP20-5FF896C	Xilinx	20880 LOGIC CELLS 8 ROCKET IOS 2 POWER P	Original	PDF
XC2VP20-5FF896I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 556 I/O 896FCBGA	Original	PDF
XC2VP20-5FF896I	Xilinx	20880 Logic Cells 8 Rocket IOs 2 Power P	Original	PDF
XC2VP20-5FFG1152C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 564 I/O 1152FCBGA	Original	PDF
XC2VP20-5FFG1152C	Xilinx	XC2VP20-5FFG1152C	Original	PDF
XC2VP20-5FFG1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 564 I/O 1152FCBGA	Original	PDF
XC2VP20-5FFG1152I	Xilinx	XC2VP20-5FFG1152I	Original	PDF
XC2VP20-5FFG896C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 556 I/O 896FCBGA	Original	PDF
XC2VP20-5FFG896C	Xilinx	XC2VP20-5FFG896C	Original	PDF
XC2VP20-5FFG896I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 556 I/O 896FCBGA	Original	PDF

XC2VP20-5FFG896I	Xilinx	XC2VP20-5FFG896I	Original	PDF
XC2VP20-5FG676C	Xilinx	20880 LOGIC CELLS 8 ROCKET IOS 2 POWER P	Original	PDF
XC2VP20-5FG676I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 404 I/O 676FBGA	Original	PDF
XC2VP20-5FG676I	Xilinx	20880 Logic Cells 8 Rocket IOs 2 Power P	Original	PDF
XC2VP20-5FGG676C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 404 I/O 676FBGA	Original	PDF
XC2VP20-5FGG676C	Xilinx	3168 LOGIC CELLS 4 ROCKET IOS	Original	PDF

XC2VP20 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
QDR pcb layout Abstract: XAPP750 UG002 CLK180 FF1152 K7R323684M K7R323684M-FC20 XC2VP20 phase control trailing edge schematic D0DCM Text: Application Note: Virtex-II Series R XAPP750 v1.0 May 24, 2004 Summary QDR II SRAM Local Clocking Interface for Virtex-II Pro Devices Author: Olivier Despaux This application note describes a 200 MHz four-word burst QDR II SRAM interface implemented in a Virtex-II Pro XC2VP20 FF1152 –6 device. This implementation uses local	Original	XAPP750 XC2VP20 FF1152 K7R323684M-FC20 40Interface QDR pcb layout XAPP750 UG002 CLK180 FF1152 K7R323684M phase control trailing edge schematic D0DCM	PDF
SPARTAN XC2S50 Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed	Original	XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A	PDF
BLVDS-25 Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	Original	FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000	PDF
XAPP662 Abstract: PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator Text: Application Note: Virtex-II Pro Family R XAPP662 v1.1 July 3, 2003 Summary In-Circuit Partial Reconfiguration of RocketIO Attributes Author: Vince Eck, Punit Kalra, Rick LeBlanc, and Jim McManus This application note describes in-circuit partial reconfiguration of RocketIO transceiver	Original	XAPP662 PPC405) XAPP661: pdf/ug024 pdf/ug012 XAPP662 PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator	PDF
OTU1 Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench Text: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool	Original	STS48 CC381) cc381 OTU1 XIP2174 Paxonet Communications OC48 ISE4 OTN testbench	PDF
vhdl code for ethernet csma cd Abstract: DS441 00-00-5E-00-FA-CE emac implementation vhdl ethernet xilinx sfd 349 vhdl code CRC 32 Text: OPB Ethernet Lite Media Access Controller DS441 v1.5 November 7, 2002 Summary Product Specification This document provides the design specification for the 10/100 Mbs OPB Ethernet Lite Media Access Controller (MAC). This document applies to the following peripheral:	Original	DS441 vhdl code for ethernet csma cd DS441 00-00-5E-00-FA-CE emac implementation vhdl ethernet xilinx sfd 349 vhdl code CRC 32	PDF
Untitled Abstract: No abstract text available Text: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded	Original	DS083-1 18-bit FF1148) FF1517) FF1696) DS083-4	PDF
LM3874-Adj Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源管理解決方案 . . 3-19 適用於 FPGA 的高速接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23	Original	OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746	PDF
C495 transistor Abstract: r3272 MB2100H SN74LVC244A 14pin mc-156 32,768khz m1535d M1535 ah1 c541 c5470 EG-2121CA-125 Text: 4 3 2 1 D C B A D PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE	Original	VCC12V IRFL9110 ML310 C495 transistor r3272 MB2100H SN74LVC244A 14pin mc-156 32,768khz m1535d M1535 ah1 c541 c5470 EG-2121CA-125	PDF
MT47H16M16FG Abstract: XAPP678 MT47H16M16FG-37E MT47H16M16FG-37E IT XAPP678C DDR2 SDRAM component data sheet DDR2 SDRAM sstl_18 DDR2 sstl_18 class XAPP688 XAPP549 Text: Application Note: Virtex-II Pro Family R XAPP549 v1.2 April 30, 2007 DDR2 SDRAM Memory Interface for Virtex-II Pro FPGAs Author: Maria George Summary This application note describes a DDR2 SDRAM memory interface for Virtex -II Pro FPGAs. Architecture This DDR2 SDRAM memory interface has a 72-bit data width. The data bus must be placed on	Original	XAPP549 72-bit MT47H16M16FG-37E, com/pdf/datasheets/dram/ddr2/256MbDDR2 mig007 MT47H16M16FG XAPP678 MT47H16M16FG-37E MT47H16M16FG-37E IT XAPP678C DDR2 SDRAM component data sheet DDR2 SDRAM sstl_18 DDR2 sstl_18 class XAPP688 XAPP549	PDF
XAPP759 Abstract: verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264 Text: Application Note: Virtex-II Pro Family R Configurable Physical Coding Sublayer Author: Dai Huang, Jack Lo, and Shalin Sheth XAPP759 v1.1 March 4, 2005 Summary This application note describes a Configurable Physical Coding Sublayer (CPCS) reference design that extends the functionality of the Xilinx RocketIO multi-gigabit transceiver (MGT)	Original	XAPP759 XAPP662: com/bvdocs/appnotes/xapp662 XAPP672: com/bvdocs/appnotes/xapp672 DS083: com/bvdocs/publications/ds083 ML321 XAPP759 verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264	PDF
2VP4-FG456 Abstract: Reconfiguration JTGC405TCK JTGC405TDI JTGC405TMS PPC405 XAPP660 XC2VP20 XC2VP30 XC2VP40 Text: Application Note: Virtex-II Pro Family R XAPP660 v2.2 February 4, 2004 Dynamic Reconfiguration of RocketIO MGT Attributes Author: Derek R. Curd Summary This application note describes a pre-engineered design module for Virtex-II Pro devices that enables dynamic reconfiguration of RocketIO™ Multi-Gigabit Transceiver (MGT) attributes.	Original	XAPP660 XC2VP70 2VP4-FG456 Reconfiguration JTGC405TCK JTGC405TDI JTGC405TMS PPC405 XAPP660 XC2VP20 XC2VP30 XC2VP40	PDF
free verilog code of prbs pattern generator Abstract: verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci XAPP661 verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM Text: Application Note: Virtex-II Pro Family R RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera XAPP661 v2.0.2 May 24, 2004 Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between	Original	XAPP661 PPC405) XAPP661 free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM	PDF
XAPP572 Abstract: XAPP684 prbs pattern generator RXRECCLK E0000 XC2VP20 Text: Application Note: Virtex-II Pro Family R XAPP572 v1.0 November 18, 2004 Summary A 3/4/5/6X Oversampling Circuit for 200 Mb/s to 1000 Mb/s Serial Interfaces Author: Jerry Chuang High-speed Serializer/Deserializer (SERDES) devices (1 Gb/s and higher) are often analogbased and tuned for a particular frequency range. If a design requires using the SERDES for	Original	XAPP572 XAPP684, XAPP572 XAPP684 prbs pattern generator RXRECCLK E0000 XC2VP20	PDF

XC6SLX45-CSG324 Abstract: XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676 Text: 64-Bit Initiator/Target v3 & v4 for PCI DS205 December 2, 2009 Product Specification v3.167 & v4.10 Features Core Facts • Fully compliant 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI Resource Utilization 1 v4 Core v3 Core • Customizable, programmable, single-chip solution	Original	64-Bit DS205 64-bit, XC6SLX45-CSG324 XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676	PDF
xilinx TURBO decoder Abstract: DS275 Turbo Code LogiCORE IP License Terms XC2V500 XC2VP20 Turbo decoder Xilinx RSC11 Text: 3GPP2 Turbo Decoder v1.0 DS275 April 28, 2005 Product Specification Features Applications • Drop-in module for Spartan -3, Spartan-3E, This version of the TCC Turbo Convolution Code decoder is designed to meet the 3GPP2 mobile communication system specification [1].	Original	DS275 CDMA2000/3GPP2 xilinx TURBO decoder Turbo Code LogiCORE IP License Terms XC2V500 XC2VP20 Turbo decoder Xilinx RSC11	PDF
XC4VLX25-FF668-10C Abstract: XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C Text: Initiator/Target v5 & v6 for PCI-X DS208 April 24, 2009 Product Specification v5.166 & v6.8 Features Core Facts v6 PCI64/33 Mode Only • Fully verified design tested with Xilinx proprietary test bench and hardware LUTs 1748 1469 2310 1868 Slice Flip Flops	Original	DS208 PCI64/33 XC4VLX25-FF668-10C XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C	PDF
IPIF asynchronous Abstract: DSP48 mnab DS435 Text: OPB Ethernet Media Access Controller EMAC (v1.04a) DS435 November 9, 2005 Product Specification Introduction LogiCORE Facts This document provides the design specification for the 10/100 Mbs Ethernet Media Access Controller (EMAC). The EMAC incorporates the applicable features described in	Original	DS435 CR198497. IPIF asynchronous DSP48 mnab	PDF
LM3874-Adj Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25	Original	O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400	PDF
4x4 unsigned multiplier VERILOG coding Abstract: vhdl code for lvds driver 32x32 multiplier verilog code MULT18X18 12v relay interface with cpld in vhdl verilog/verilog code for lvds driver 80C31 instruction set vhdl code for 18x18 unSIGNED MULTIPLIER vhdl pulse interval encoder book national semiconductor Text: R Chapter 2 Design Considerations Summary This chapter covers the following topics: • • • • • • • • • • • • • • • • • Rocket I/O Transceiver Processor Block Global Clock Networks Digital Clock Managers DCMs Block SelectRAM Memory	Original	UG012 4x4 unsigned multiplier VERILOG coding vhdl code for lvds driver 32x32 multiplier verilog code MULT18X18 12v relay interface with cpld in vhdl verilog/verilog code for lvds driver 80C31 instruction set vhdl code for 18x18 unSIGNED MULTIPLIER vhdl pulse interval encoder book national semiconductor	PDF
verilog code for multiplexer 16 to 1 Abstract: vhdl code direct digital synthesizer vhdl code for DCM Text: R Chapter 2: Design Considerations output output output C405RSTCHIPRESETREQ; C405RSTCORERESETREQ; C405RSTSYSRESETREQ; // Interrupt Interface input EICC405CRITINPUTIRQ; input EICC405EXTINPUTIRQ; // CPU Control Interface input TIEC405DETERMINISTICMULT; input	Original	C405RSTCHIPRESETREQ; C405RSTCORERESETREQ; C405RSTSYSRESETREQ; EICC405CRITINPUTIRQ; EICC405EXTINPUTIRQ; TIEC405DETERMINISTICMULT; TIEC405DISOPERANDFWD; TIEC405MMUEN; C405XXXMACHINECHECK; UG012 verilog code for multiplexer 16 to 1 vhdl code direct digital synthesizer vhdl code for DCM	PDF
PC44 Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC18V04 XC18V02, XC18V01 XC18V512, PC44 SO20 VQ44 XC17V00 XC2VP20 XC2VP30 XC2VP40	PDF
405D5 Abstract: basic block diagram of bit slice processors carry look ahead adder XAPP290 dci -dc inverter repeater 10g passive transmitter circuit in GPR 405D4 LVCMOS33 PPC405 Text: 48 Virtex-II Pro Platform FPGAs: Functional Description R DS083-2 v3.1.1 March 9, 2004 Product Specification Virtex-II Pro Array Functional Description CLB CLB All of the documents above, as well as a complete listing and description of Xilinx-developed Intellectual Property	Original	DS083-2 405D5 basic block diagram of bit slice processors carry look ahead adder XAPP290 dci -dc inverter repeater 10g passive transmitter circuit in GPR 405D4 LVCMOS33 PPC405	PDF
schematic diagram atx Power supply 500w Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455	Original	P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS	PDF

Privacy Settings

XC2VP20 Search Results

XC2VP20 Price and Stock

AMD XC2VP20-5FG676C

AMD XC2VP20-5FF896C

AMD XC2VP20-6FG676C

AMD XC2VP20-6FF896C

AMD XC2VP20-7FG676C

XC2VP20 Datasheets (72)

XC2VP20 Datasheets Context Search

QDR pcb layout

SPARTAN XC2S50

BLVDS-25

XAPP662

OTU1

vhdl code for ethernet csma cd

Untitled

LM3874-Adj

C495 transistor

MT47H16M16FG

XAPP759

2VP4-FG456

free verilog code of prbs pattern generator

XAPP572

XC6SLX45-CSG324

xilinx TURBO decoder

XC4VLX25-FF668-10C

IPIF asynchronous

LM3874-Adj

4x4 unsigned multiplier VERILOG coding

verilog code for multiplexer 16 to 1

PC44

405D5

schematic diagram atx Power supply 500w