Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2VP Search Results

    SF Impression Pixel

    XC2VP Price and Stock

    AMD XC2VP2-6FG456I

    IC FPGA 156 I/O 456FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP2-6FG456I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XC2VP2-5FF672C

    IC FPGA 204 I/O 672FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP2-5FF672C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XC2VP4-6FG456I

    IC FPGA 248 I/O 456FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP4-6FG456I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XC2VP2-5FGG456I

    IC FPGA 156 I/O 456FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP2-5FGG456I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XC2VP20-6FG676C

    IC FPGA 404 I/O 676FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP20-6FG676C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more XC2VP price and stock on Findchips.com

    XC2VP Datasheets (500)

    Part ECAD Model Manufacturer Description Curated Type PDF
    XC2VP100 Xilinx Virtex-ii Pro Field Programmable Gate Array Original PDF
    XC2VP100-5FF1696C Xilinx 99216 Logic Cells 20 Rocket IOs 2 Power Original PDF
    XC2VP100-5FF1696I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1164 I/O 1696FCBGA Original PDF
    XC2VP100-5FF1696I Xilinx 99216 LOGIC CELLS 20 ROCKET IOS 2 POWER Original PDF
    XC2VP100-5FF1704C Xilinx 99216 Logic Cells 20 Rocket IOs 2 Power Original PDF
    XC2VP100-5FF1704I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1040 I/O 1704FCBGA Original PDF
    XC2VP100-5FF1704I Xilinx 99216 LOGIC CELLS 20 ROCKET IOS 2 POWER Original PDF
    XC2VP100-5FFG1696C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1164 I/O 1696FCBGA Original PDF
    XC2VP100-5FFG1696C Xilinx XC2VP100-5FFG1696C Original PDF
    XC2VP100-5FFG1696I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1164 I/O 1696FCBGA Original PDF
    XC2VP100-5FFG1696I Xilinx XC2VP100-5FFG1696I Original PDF
    XC2VP100-5FFG1704C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1040 I/O 1704FCBGA Original PDF
    XC2VP100-5FFG1704C Xilinx XC2VP100-5FFG1704C Original PDF
    XC2VP100-5FFG1704I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1040 I/O 1704FCBGA Original PDF
    XC2VP100-5FFG1704I Xilinx XC2VP100-5FFG1704I Original PDF
    XC2VP100-6FF1696C Xilinx 99216 Logic Cells 20 Rocket IOs 2 Power Original PDF
    XC2VP100-6FF1696I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1164 I/O 1696FCBGA Original PDF
    XC2VP100-6FF1696I Xilinx 99216 LOGIC CELLS 20 ROCKET IOS 2 POWER Original PDF
    XC2VP100-6FF1704C Xilinx 99216 Logic Cells 20 Rocket IOs 2 Power Original PDF
    XC2VP100-6FF1704I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1040 I/O 1704FCBGA Original PDF
    ...

    XC2VP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    QDR pcb layout

    Abstract: XAPP750 UG002 CLK180 FF1152 K7R323684M K7R323684M-FC20 XC2VP20 phase control trailing edge schematic D0DCM
    Text: Application Note: Virtex-II Series R XAPP750 v1.0 May 24, 2004 Summary QDR II SRAM Local Clocking Interface for Virtex-II Pro Devices Author: Olivier Despaux This application note describes a 200 MHz four-word burst QDR II SRAM interface implemented in a Virtex-II Pro XC2VP20 FF1152 –6 device. This implementation uses local


    Original     		PDF XAPP750 XC2VP20 FF1152 K7R323684M-FC20 40Interface QDR pcb layout XAPP750 UG002 CLK180 FF1152 K7R323684M phase control trailing edge schematic D0DCM

    verilog code for slave SPI with FPGA

    Abstract: XC3S50 XC2V80
    Text: Run-time programmable master or slave mode operation SPI_MS Serial Peripheral Interface Master/Slave Xilinx Core High bit rates Bit rates generated in Master mode: ÷2, ÷4, ÷8, ÷10, ÷12, …, ÷512 of the system clock Bit rates supported in slave mode: fSCK ≤ fSYSCLK ÷4


    Original     		PDF 64x18 XC3S50-5 XC3S100E-5 XC2V80-6 XC4VLX15-12 XC5VLX30-3 verilog code for slave SPI with FPGA XC3S50 XC2V80

    philips RC5 protocol

    Abstract: rc5 protocol Manchester CODING DECODING FPGA philips RC5 decoder RC5 IR home theater IR remote control circuit diagram virtex 2 pro manchester encoder xilinx RC5 encoder RC5 philips
    Text: 5-bit address and 6-bit command length IR-RC5-E and -D Bi-phase coding also known as Manchester coding Infrared Encoder and Decoder Cores Carrier frequency of 36 kHz as per the RC5 standard Fully synchronous design Encoder Features This pair of cores implements an Encoder and a Decoder for Consumer IR (CIR) infrared remote control signals using the popular RC5 IR protocol, originally developed by


    Original     		PDF

    SPARTAN-3 XC3S400

    Abstract: CZ80CPU Z84C00
    Text: CZ80CPU 8-Bit Microprocessor Core The CZ80CPU implements a fast, fully-functional, single-chip, 8-bit microprocessor with the same instruction set as the Z80. The core has a 16-bit address bus capable of directly accessing 64kB of memory space. It has 252 root instructions with the reserved 4 bytes as prefixes, and accesses


    Original     		PDF CZ80CPU CZ80CPU 16-bit CZ80CHIP, SPARTAN-3 XC3S400 Z84C00

    NEC protocol

    Abstract: NEC IR virtex 2 pro NEC protocol datasheet home theater IR remote control circuit diagram circuit diagram for simple IR receiver IR LED and photodiode pair Virtex4 XC4VFX60 Spartan 3E IR MODULE 3-8 decoder circuit diagram
    Text: 8-bit address and 8-bit command length IR-NEC-E and -D Carrier frequency of 38 kHz as per the NEC standard Infrared Encoder and Decoder Cores Pulse distance modulation This pair of cores implements an Encoder and a Decoder for Consumer IR CIR infrared remote control signals using the popular NEC IR protocol. The cores are available


    Original     		PDF

    SPARTAN XC2S50

    Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A
    Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed


    Original     		PDF XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A

    BLVDS-25

    Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000
    Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)


    Original     		PDF FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga

    XC95288XL evaluation board schematic

    Abstract: uart vhdl fpga UCF virtex4 microblaze ethernet XAPP441 SPARTAN-3e microblaze E28F640 P160 X441 XC2C256
    Text: Application Note: Xilinx FPGA Remote FPGA Reconfiguration Using MicroBlaze or PowerPC Processors R XAPP441 v1.1 September 9, 2006 Summary Author: KY Park and Hyuk Kim Field upgradeability is one of the key features of recent FPGA based systems. This application


    Original     		PDF XAPP441 P-160 XC95288XL evaluation board schematic uart vhdl fpga UCF virtex4 microblaze ethernet XAPP441 SPARTAN-3e microblaze E28F640 P160 X441 XC2C256

    XAPP662

    Abstract: PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator
    Text: Application Note: Virtex-II Pro Family R XAPP662 v1.1 July 3, 2003 Summary In-Circuit Partial Reconfiguration of RocketIO Attributes Author: Vince Eck, Punit Kalra, Rick LeBlanc, and Jim McManus This application note describes in-circuit partial reconfiguration of RocketIO transceiver


    Original     		PDF XAPP662 PPC405) XAPP661: pdf/ug024 pdf/ug012 XAPP662 PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator

    XCS100E-6

    Abstract: C8051 XC3S200
    Text: MC_XIL_OPB_XCAN_FIFO Controller April 15, 2003 Product Specification AllianceCORE Facts MemecCore™ Product Line 9980 Huennekens Street San Diego, CA 92121 Phone: +1 888-882-2444 +1 919-873-9922 E-mail: programmable_logic@ins.memec.com URL: www.memeccore.com


    Original     		PDF

    OTU1

    Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench
    Text: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool


    Original     		PDF STS48 CC381) cc381 OTU1 XIP2174 Paxonet Communications OC48 ISE4 OTN testbench

    PPC405

    Abstract: XAPP655 XC2VP125 Virtex-II Platform FPGA Complete All Four Module "routing tables"
    Text: Application Note: Virtex-II Pro Family R Mixed-Version IP Router MIR Author: Gordon Brebner XAPP655 (v1.0) November 19, 2002 Summary This application note describes a reference design for a mixed-version IP router (MIR) servicing up to four gigabit Ethernet ports. MIRs are useful where several gigabit Ethernet networks are


    Original     		PDF XAPP655 PPC405 XAPP655 XC2VP125 Virtex-II Platform FPGA Complete All Four Module "routing tables"

    x9214

    Abstract: DS252
    Text: Reed-Solomon Decoder v4.0 DS252 v1.0 March 28, 2003 Product Specification Features • High-speed, compact Reed-Solomon Decoder • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-III FPGA family members


    Original     		PDF DS252 x9214 DS252

    Untitled

    Abstract: No abstract text available
    Text: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded


    Original     		PDF DS083-1 18-bit FF1148) FF1517) FF1696) DS083-4

    DS1103

    Abstract: LVCMOS25 LVCMOS33 XAPP623 XAPP653 XAPP659 XAPP689 LVDCI33 XC2VPX70 XC2VPX20
    Text: `6 48 Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics R DS110-3 v1.1 March 5, 2004 Advance Product Specification Virtex-II Pro X Electrical Characteristics Virtex-II Pro X devices are provided in -7, -6, and -5 speed grades, with -7 having the highest performance.


    Original     		PDF DS110-3 DS1103 LVCMOS25 LVCMOS33 XAPP623 XAPP653 XAPP659 XAPP689 LVDCI33 XC2VPX70 XC2VPX20

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original     		PDF OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746

    RX-2C G

    Abstract: tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70
    Text: Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide UG076 v4.1 November 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG076 8B/10B RX-2C G tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70

    vhdl code CRC

    Abstract: C704DD7B SP006 4C11DB7 CRC calculation XAPP209 XAPP562 d9862f10 CRC Series C0010203
    Text: Application Note: Virtex Series and Virtex-II Family Configurable LocalLink CRC Reference Design R Author: Nanditha Jayarajan XAPP562 v1.1.1 April 20, 2007 Summary The Cyclic Redundancy Check (CRC) is a checksum technique for testing data reliability and


    Original     		PDF XAPP562 SP006: vhdl code CRC C704DD7B SP006 4C11DB7 CRC calculation XAPP209 XAPP562 d9862f10 CRC Series C0010203

    SMD fuse P110

    Abstract: 74c914 transistor b733 transistor SMD p113 EPSON C691 MAIN npn transistor smd w19 smd diode c539 transistor b771 transistor c1015 transistor c1008 011
    Text: 4 3 Figure 1: 2 1 ML300 CPU Table 1: ML300 CPU Virtex-II Pro Based Virtex-II Pro Based Block Diagram Table of Contents D D Infiniband HSSCD2 Dual Gig-E Fiber (Quad) Serial ATA (Dual) Sheet 1: Sheet 2: Sheet 3: Sheet 4: Sheet 5: Sheet 6: Sheet 7: Sheet 8:


    Original     		PDF ML300 RP326 RP324) RP340 RP341) SMD fuse P110 74c914 transistor b733 transistor SMD p113 EPSON C691 MAIN npn transistor smd w19 smd diode c539 transistor b771 transistor c1015 transistor c1008 011

    vhdl code scrambler

    Abstract: verilog code for fibre channel decoder.vhd lanex XAPP687 vhdl code for clock and data recovery vhdl code for scrambler descrambler
    Text: Application Note: Virtex-II and Virtex-II Pro Devices R 64B/66B Encoder/Decoder Author: Nick McKay and Matt DiPaolo XAPP687 v1.0 November 21, 2003 Summary This application note describes the encoding and decoding blocks of the 64B/66B encoding scheme. This application allows designs to use the RocketIO transceiver of the


    Original     		PDF 64B/66B XAPP687 8B/10B com/bvdocs/userguides/ug012 3ae-2002 vhdl code scrambler verilog code for fibre channel decoder.vhd lanex XAPP687 vhdl code for clock and data recovery vhdl code for scrambler descrambler

    C495 transistor

    Abstract: r3272 MB2100H SN74LVC244A 14pin mc-156 32,768khz m1535d M1535 ah1 c541 c5470 EG-2121CA-125
    Text: 4 3 2 1 D C B A D PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE


    Original     		PDF VCC12V IRFL9110 ML310 C495 transistor r3272 MB2100H SN74LVC244A 14pin mc-156 32,768khz m1535d M1535 ah1 c541 c5470 EG-2121CA-125

    MT47H16M16FG

    Abstract: XAPP678 MT47H16M16FG-37E MT47H16M16FG-37E IT XAPP678C DDR2 SDRAM component data sheet DDR2 SDRAM sstl_18 DDR2 sstl_18 class XAPP688 XAPP549
    Text: Application Note: Virtex-II Pro Family R XAPP549 v1.2 April 30, 2007 DDR2 SDRAM Memory Interface for Virtex-II Pro FPGAs Author: Maria George Summary This application note describes a DDR2 SDRAM memory interface for Virtex -II Pro FPGAs. Architecture This DDR2 SDRAM memory interface has a 72-bit data width. The data bus must be placed on


    Original     		PDF XAPP549 72-bit MT47H16M16FG-37E, com/pdf/datasheets/dram/ddr2/256MbDDR2 mig007 MT47H16M16FG XAPP678 MT47H16M16FG-37E MT47H16M16FG-37E IT XAPP678C DDR2 SDRAM component data sheet DDR2 SDRAM sstl_18 DDR2 sstl_18 class XAPP688 XAPP549

    XAPP759

    Abstract: verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264
    Text: Application Note: Virtex-II Pro Family R Configurable Physical Coding Sublayer Author: Dai Huang, Jack Lo, and Shalin Sheth XAPP759 v1.1 March 4, 2005 Summary This application note describes a Configurable Physical Coding Sublayer (CPCS) reference design that extends the functionality of the Xilinx RocketIO multi-gigabit transceiver (MGT)


    Original     		PDF XAPP759 XAPP662: com/bvdocs/appnotes/xapp662 XAPP672: com/bvdocs/appnotes/xapp672 DS083: com/bvdocs/publications/ds083 ML321 XAPP759 verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264