XC3030-70PC84C
Abstract: EPM5128LC EP330PC-15 A1020 transistor A1010B-PL68C EPM5128GM EP330PC15 EP330PC XC3042-70PC84C A1020A-PL84C
Text: ULCt Cross-Reference Matra MHS Cross reference list of devices supported for ULC conversion is not exhaustiv as new devices are added regularly. Additional devices not shown in this list, may also be supported. MHS encourages you to contact your local TEMIC sales representative
|
Original
|
PDF
|
A1010A-PL44C
A1010B-PL44C
ULC/A1010
44-PLCC
A1010A-PL44I
A1010B-PL44I
A1010A-1PL44C
A1010B-1PL44C
A1020A-1PL44C
XC3030-70PC84C
EPM5128LC
EP330PC-15
A1020 transistor
A1010B-PL68C
EPM5128GM
EP330PC15
EP330PC
XC3042-70PC84C
A1020A-PL84C
|
TCA780
Abstract: TFK U 111 B TFK U 4614 B TFK S 186 P TFK U 217 B TFK BP w 41 n TFK BPW 41 N Tfk 880 TFK 148 TDSR 5150 G
Text: Industry Part Number 1N3245 1N3611GP 1N3612GP 1N3613GP 1N3614GP 1N3725 1N3957GP 1N4001GP 1N4002GP 1N4003GP 1N4004GP 1N4005GP 1N4006GP 1N4007GP 1N4245GP 1N4246GP 1N4247GP 1N4248GP 1N4249GP 1N4678.1N4717 1N4728A.1N4761A 1N4933GP 1N4934GP 1N4935GP 1N4936GP
|
Original
|
PDF
|
1N3245
1N3611GP
1N3612GP
1N3613GP
1N3614GP
1N3725
1N3957GP
1N4001GP
1N4002GP
1N4003GP
TCA780
TFK U 111 B
TFK U 4614 B
TFK S 186 P
TFK U 217 B
TFK BP w 41 n
TFK BPW 41 N
Tfk 880
TFK 148
TDSR 5150 G
|
QL12X16B
Abstract: QL12x16B-1PF100C QL12x16B-1PL68C QL12X16B1PL68C PL84 PF100 PV100 ql12X16B-1CG84 21IO
Text: Appendix D - QL12x16B Pinout Diagrams Appendix D: QL12x16B Pinout Diagrams QL12x16B Packages Summary Total # Pins 68 84 84 100 Package Type PLCC PLCC CPGA TQFP VQFP No Connect VCC and GND 4 8 8 12 12 Clock 2 2 2 2 2 User Pins Input-Only Input/Output 6 56 6
|
Original
|
PDF
|
QL12x16B
QL12x1
QL12x16B-1PF100C
QL12x16B-1PL68C
QL12X16B1PL68C
PL84
PF100
PV100
ql12X16B-1CG84
21IO
|
QL12x16B-1PL68C
Abstract: PF100 PL84 PV100 QL12x16B
Text: Appendix D - QL12x16B Pinout Diagrams Appendix D: QL12x16B Pinout Diagrams QL12x16B Packages Summary Total # Pins 68 84 84 100 Package Type PLCC PLCC CPGA TQFP VQFP No Connect VCC and GND 4 8 8 12 12 Clock 2 2 2 2 2 User Pins Input-Only Input/Output 6 56 6
|
Original
|
PDF
|
QL12x16B
QL12x16B-1PL68C
PF100
PL84
PV100
|
QL24X32B-1PF144C
Abstract: vhdl code for 74194 QP-PL84G 74164 pin assignment ls 74138 74139 for bcd to excess 3 code PQ208 QL8X12B PF144 16 bit ripple adder
Text: QuickTools User's Guide with SpDE™ Reference January 1996 Copyright Information Copyright 1991, 1992, 1993, 1994, 1995 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic
|
Original
|
PDF
|
Win32s,
QL24X32B-1PF144C
vhdl code for 74194
QP-PL84G
74164 pin assignment
ls 74138
74139 for bcd to excess 3 code
PQ208
QL8X12B
PF144
16 bit ripple adder
|
100-Pin CPGA Package Pin-Out Diagram
Abstract: 6.000 mhz QL12x16B-1PL68C 12x16B vqfp package pinout CF100 PF100 PL84 PV100 QL16X24B
Text: QL12x16B Wild Cat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA Rev B .2000 usable gates, 88 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.
|
Original
|
PDF
|
QL12x16B
12-by-16
68pin
84-pin
100-pin
100pin
16-bit
12x16B
100-Pin CPGA Package Pin-Out Diagram
6.000 mhz
QL12x16B-1PL68C
vqfp package pinout
CF100
PF100
PL84
PV100
QL16X24B
|
QL12x16B
Abstract: ic 236
Text: Q L12x16B WildCat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA pASIC HIGHLIGHTS .6000 total available gates, 88 input pins Q Very High Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz and logic cell delays of
|
OCR Scan
|
PDF
|
L12x16B
12-by-16array
68and
84-pin
100-pin
QL12xl6
16-bit
QL12x16B
12xl6B
ic 236
|
Untitled
Abstract: No abstract text available
Text: QL12X16B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS Very High Speed - ViaLink® metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. High Usable Density - A 12-by-16 array of 192 logic cells
|
OCR Scan
|
PDF
|
QL12X16B
12-by-16
68-pin
84-pin
100-pin
16-bit
12x16B
PF100
M/883C
|
Untitled
Abstract: No abstract text available
Text: QL12X16B Wildcat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA R ev B P High Usable Density - A 12 -by-16 array o f 192 logic cells provides 6,000 total available gates, w ith 2000 typically usable "gate array" gates in 68pin and 84-pin PLCC, 84-pin CPGA , 100-pin CQFP, 100-pin VQFP, and 100pin TQ FP packages.
|
OCR Scan
|
PDF
|
QL12X16B
-by-16
68pin
84-pin
100-pin
100pin
16-bit
M/883C
|
Untitled
Abstract: No abstract text available
Text: QL12x16B W ildCat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA pASIC HIGHLIGHTS Very High Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. B High Usable Density - A 12-by-16 array of 192 logic cells provides 6000
|
OCR Scan
|
PDF
|
QL12x16B
12-by-16
68and
84-pin
100-pin
12xl6
12xl6B
|
Untitled
Abstract: No abstract text available
Text: QL12x16B WildCat 2000 Yery-High-Speed 2K 6K Gate CMOS FPGA Rev B pASIC HIGHLIGHTS .2000 usable gates, 88 I/O pins Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.
|
OCR Scan
|
PDF
|
QL12x16B
12-by-16
68pin
84-pin
100-pinCQFP,
100-pin
100pin
16-bit
12xl6B
|
Untitled
Abstract: No abstract text available
Text: QL3004 4,000UsablePLDGatepASIC 3FPGA CombiningHighPerformance a«i/HighDensity Last Updated August 6, 1999 pASIC3 HIGHLIGHTS . 4,000 usable PLD gates, 82 I/O pins 5 HighPerformanceandHighDensity -4,OOOUsablePLDGateswith76I/Os -
|
OCR Scan
|
PDF
|
QL3004
000UsablePLDGatepASIC
OOOUsablePLDGateswith76I/Os
-16-bitcounterspeedsover300MHz
datapathspeedsover400MHz
ightoTri-Statef81
OutputDelayLowtoTri-Statei81
44halfcolumns
Thearrayclockhasupto81oadsperhalfcolumn
QL3004Rev
|
Untitled
Abstract: No abstract text available
Text: QL12X16B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS . . . 2,000 usable ASIC gates, 88 I/O pins Very High Speed - ViaLink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.
|
OCR Scan
|
PDF
|
QL12X16B
12-by-16
68-pin
84-pin
100-pin
16-bit
12x16B
PF100
M/883C
|