Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QL3004REV Search Results

    QL3004REV Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: QL3004 4,000UsablePLDGatepASIC 3FPGA CombiningHighPerformance a«i/HighDensity Last Updated August 6, 1999 pASIC3 HIGHLIGHTS . 4,000 usable PLD gates, 82 I/O pins 5 HighPerformanceandHighDensity -4,OOOUsablePLDGateswith76I/Os -


    OCR Scan     		PDF QL3004 000UsablePLDGatepASIC OOOUsablePLDGateswith76I/Os -16-bitcounterspeedsover300MHz datapathspeedsover400MHz ightoTri-Statef81 OutputDelayLowtoTri-Statei81 44halfcolumns Thearrayclockhasupto81oadsperhalfcolumn QL3004Rev