Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QL8X12B Search Results

    SF Impression Pixel

    QL8X12B Price and Stock

    QuickLogic Corporation QL8X12BL-1PF100C

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL8X12BL-1PF100C 145
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    QuickLogic Corporation QL8X12B-0PF100I

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL8X12B-0PF100I 15
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    QuickLogic Corporation QL8X12B-0PL68C

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL8X12B-0PL68C 44
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    QUICK LOGI QL8X12BXPF100C

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL8X12BXPF100C 7
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    QuickLogic Corporation QL8X12B-1PF100C

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL8X12B-1PF100C 10
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more QL8X12B price and stock on Findchips.com

    QL8X12B Datasheets (55)

    Part ECAD Model Manufacturer Description Curated Type PDF
    QL8x12B QuickLogic ASIC, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CF160M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CF160M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CF208M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CF208M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CG144M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CG144M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CG68M QuickLogic Military 5.0V pASIC 1 family. Very-high-speed SMOS FPGA. Original PDF
    QL8x12B-0CG68M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CG84M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0CG84M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL8x12B-0PF100C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PF100I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PF100M QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL44C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL44I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL44M QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL68C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL68I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL8x12B-0PL68M QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF

    QL8X12B Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    QL8X12B

    Abstract: PF100 pASIC 1 Family circuit diagram of Tri-State Buffer using CMOS
    Text: QL8X12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. …1,000 usable ASIC gates,


    Original     		PDF QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit QL8X12B PF100 pASIC 1 Family circuit diagram of Tri-State Buffer using CMOS

    Untitled

    Abstract: No abstract text available
    Text: I/O Buffer Information QL8x12B, QL12x16B, QL16x24B Components: QL8x12B, QL12x16B, QL16x24B Signals: All I/O pins. Please contact the QuickLogic Hotline 408 990-4100 for more information. IOL Min -24.3 -23.4 -22.5 -21.6 -20.7 0.0 18.9 35.6 47.3 54.9 58.5


    Original     		PDF QL8x12B, QL12x16B, QL16x24B 24x32B

    1000L

    Abstract: PF100 QL8X12Bl
    Text: QL8x12BL Wild Cat 1000L Low Power 3.3 Volt Operation, 1K Gate FPGA 2 High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		PDF QL8x12BL 1000L 8-by-12 with1000 44-pin 68-pin 100-pin QL8x12B 8X12BL 1000L PF100 QL8X12Bl

    PF100

    Abstract: ql8x12 QL8X12B
    Text: Appendix C - QL8x12B Pinout Diagrams Appendix C: QL8x12B Pinout Diagrams QL8x12B Packages Summary Total # Pins 44 68 68 100 Package Type PLCC PLCC CPGA TQFP No Connect 32 VCC and GND 4 4 4 4 Clock 2 2 2 2 User Pins Input-Only Input/Output 6 32 6 56 6 56 6


    Original     		PDF QL8x12B QL8x12B-1PL44C PF100 ql8x12

    QL8X12B

    Abstract: appendix C QL8x12B-1PL68C PF100 IO389 ql8x12
    Text: Appendix C - QL8x12B Pinout Diagrams Appendix C: QL8x12B Pinout Diagrams QL8x12B Packages Summary Total # Pins 44 68 68 100 Package Type PLCC PLCC CPGA TQFP No Connect 32 VCC and GND 4 4 4 4 Clock 2 2 2 2 User Pins Input-Only Input/Output 6 32 6 56 6 56 6


    Original     		PDF QL8x12B QL8x12B-1PL44C appendix C QL8x12B-1PL68C PF100 IO389 ql8x12

    QL8X12B

    Abstract: cmos ic and gates datasheet PF100
    Text: QL8X12B Wild Cat 1000 Very-High-Speed 1K 3K Gate CMOS FPGA Rev A .1000 usable gates, 64 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit 8x12B 44-pin PF100 QL8X12B cmos ic and gates datasheet PF100

    24x32

    Abstract: No abstract text available
    Text: I/O Buffer Information QL8x12B, QL12x16B, QL16x24B Components: QL8x12B, QL12x16B, QL16x24B Signals: All I/O pins. Please contact the QuickLogic Hotline 408 990-4100 for more information. V -5.0 -4.0 -3.0 -2.0 -1.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5


    Original     		PDF QL8x12B, QL12x16B, QL16x24B 24x32B 24x32

    B32531

    Abstract: A522N 103-114 K1061 FP160
    Text: QL8x12B Function GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I I/CLK VCC I I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O 68 pin 44 pin 100 pin 68 pin PLCC PLCC TQFP CPGA 1 1 88 F10 2 N/C 89 F11 3 2 90 E10 4 3 91 E11 5 N/C 93 D10


    Original     		PDF QL8x12B B32531 A522N 103-114 K1061 FP160

    PF100

    Abstract: QL8X12B
    Text: QL8X12B 5.0V pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns at 5V, and over 80 MHz at 3.3V operation.


    Original     		PDF QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit 8x12B PF100 PF100 QL8X12B

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. …1,000 usable ASIC gates,


    Original     		PDF QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit Mentor144-TQFP QL24x32B 208-PQFP 208-CQFP

    PF100

    Abstract: QL8X12B
    Text: QL8X12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS …1,000 usable ASIC gates, 64 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit PF100 QL8X12B

    Untitled

    Abstract: No abstract text available
    Text: I/O Buffer Information QL8x12B, QL12x16B, QL16x24B 2 Components: QL8x12B, QL12x16B, QL16x24B Please contact the QuickLogic Hotline 408 987-2100 for input only (High-Drive) pins. VOL vs IOL IOL Min -24.3 -23.4 -22.5 -21.6 -20.7 0.0 18.9 35.6 47.3 54.9 58.5


    Original     		PDF QL8x12B, QL12x16B, QL16x24B 24x32B

    PF100

    Abstract: No abstract text available
    Text: QL8x12BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		PDF QL8x12BL 8-by-12 44-pin 68-pin 100-pin QL8x12B QL8x12BL 8x12BL 68-pin PF100

    103-114

    Abstract: QL16X24B B32531 om154 K1448 2b1011
    Text: pASIC 1 FAMILY Package Pin Cross Reference QL8x12B Function I/O I/O I/O I/O I/O I/O I/O 28 29 30 31 32 33 34 19 N/C 20 21 N/C N/C 22 29 31 32 33 34 36 37 B1 C2 C1 D2 D1 E2 E1 6-49 Function GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I I/CLK


    Original     		PDF QL8x12B 103-114 QL16X24B B32531 om154 K1448 2b1011

    Untitled

    Abstract: No abstract text available
    Text: QL8x12BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5Y Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and


    OCR Scan     		PDF QL8x12BL 8-by-12 44-pin 68-pin 100-pin 8x12BL PL68C 68-pin PF100

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B WildCaX 1000 Very-High-Speed IK 3K Gate CMOS FPGA pASIC HIGHLIGHTS Q Very-High-Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz with logic cell delays of under 2 ns. Q High Usable Density - An 8-by-12 array of 96 logic cells provides 3000


    OCR Scan     		PDF QL8X12B 8-by-12 44and 68-pin 100-pin 16-bit QL8x12B 8x12B

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B W ildCat 1000 Very-High-Speed IK 3K Gate CMOS FPGA Rev A pASIC HIGHLIGHTS Eg Very High Speed - V iaL ink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 M Hz and logic cell delays of under 2 ns. Q High Usable Density - An 8-by-12 array of 96 logic cells provides 3,000


    OCR Scan     		PDF QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit 44-pin PF100

    Untitled

    Abstract: No abstract text available
    Text: QL8x12B WildCat 1000 Very-High-Speed IK 3K Gate CMOS FPGA pASIC HIGHLIGHTS Very-High-Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz with logic cell delays of under 2 ns. B High Usable Density - An 8-by-12 array o f 96 logic cells provides 3000


    OCR Scan     		PDF QL8x12B 8-by-12 44and 68-pin 100-pin 16-bit 8x12B

    LPKG

    Abstract: No abstract text available
    Text: I/O Buffer Information Q L8xl2B, QL12xl6B, QL16x24B Components: QL8x12B, QL12x16B, QL16x24B VOL vs IOL VOH vs lOH V -5.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 6.0 7.0 8.0 9.0 10.0 IOH Min -32.4 -30.6 -30.2 -29.7 -28.4 -27.0 -24.8 -22.1 -17.6 -12.6 -6.8


    OCR Scan     		PDF QL12xl6B, QL16x24B QL8x12B, QL12x16B, 24x32B LPKG

    Untitled

    Abstract: No abstract text available
    Text: I/O Buffer Information QL8xl2B, QL12xl6B, QL16x24B Components: QL8x12B, QL12x16B, QL16x24B Signals: All I/O pins. Please contact the QuickLogic Hotline 408 990-4100 for more information. VOL vs IOL IOL Min -24.3 -23.4 -22.5 -21.6 -20.7 0.0 18.9 35.6 47.3


    OCR Scan     		PDF QL12xl6B, QL16x24B QL8x12B, QL12x16B, QL16x24B 24x32B

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B WildCaX 1000 Very-High-Speed IK 3K Gate CMOS FPGA Rev A B antifuse technology, allow s co u n ter speeds o v er 150 M H z and logic cell delays o f un d er 2 ns. Q .1000 usable gates, 64 I/O pins Very High Speed - V ia L in k m etal-to-m etal p ro g ra m m a b le-v ia


    OCR Scan     		PDF QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit Tools2-55, 8X12B-1 PL68C 44-pin

    pl68c

    Abstract: No abstract text available
    Text: QL8x12BL Wildcat 1000L Low Power 3.3 Volt Operation, IK Gate FPGA B .1000 usable gates, 64 I/O pins High Speed - V ia L in k metal-to-metal programmable-via antifuse technology, allows counter speeds over 80 M H z at 3.3 Volt operation. 1 Q pASIC pASIC


    OCR Scan     		PDF QL8x12BL 1000L 8-by-12 44-pin 68-pin 100-pin 8X12BL-1 PL68C pl68c

    pl68c

    Abstract: No abstract text available
    Text: QL8X12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS S Very High Speed - ViaLink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays o f under 2 ns. .1,000 E High Usable Density - An 8-by-12 array of 96 logic cells provides


    OCR Scan     		PDF QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit QL8X12B-1 PL68C pl68c

    QL8X12B

    Abstract: No abstract text available
    Text: QL8X12BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS .1,000 usable ASIC gates, 64 I/O pins S 5V Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and bipolar devices by sinking up to 12 mA see IIH specification . 5 High Usable Density - An 8-by-12 array of 96 logic cells provides


    OCR Scan     		PDF QL8X12BL 8-by-12 44-pin 68-pin 100-pin 8x12BL PL68C PF100 QL8X12B