transistor C3866
Abstract: Zener PH SEC E13009 ups circuit schematic diagram 1000w E13007 2 E13007 C3866 power transistor texas ttl 74L505 Transistor C3246
Text: BID CΚΤ DOLLY L IST L OGO LIST SA F E TY & RELIA ΒL TY ΤΕΚ PIN SYSTE M DIGITA L IC's MEMORIES, MOS CMOS .EC L , TT L MICR OP R OC E SSOR SPE CIA L FUN CTION IC's DIGITAL l LINE AR K ARR AYS LIN E A R IC's (PUR CH ) ΤΕΚ-MADE IC's IC's INDEX (COL ORE D PGS)
|
Original
|
PDF
|
|
74LS113
Abstract: C0056
Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 1 3 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, S e t and Clock inputs. Th e asynchro nous S e t Sq input, w hen LOW , forces
|
OCR Scan
|
PDF
|
74LS113,
1N916,
1N3064,
500ns
500ns
74LS113
C0056
|
74LS113
Abstract: 1N3064 1N916 74LS 74S113 N74LS113N N74S113N S113
Text: 74LS113, S 'it e Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 1 3 is a dual J -K n e g a tive e dg e trig g e re d flip -flo p fe a tu rin g individ u a l J, K, S e t a n d C lo c k inp u ts. T h e a s y n c h ro
|
OCR Scan
|
PDF
|
74LS113,
tr113,
1N916,
1N3064,
500ns
74LS113
1N3064
1N916
74LS
74S113
N74LS113N
N74S113N
S113
|
74LS113
Abstract: No abstract text available
Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '113 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchro nous Set S d input, w hen LOW, forces
|
OCR Scan
|
PDF
|
74LS113,
1N916,
1N3064,
500ns
500ns
74LS113
|
74LS113
Abstract: S113 equivalent
Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '113 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchro nous Set Su input, when LOW, forces
|
OCR Scan
|
PDF
|
74LS113,
WF08450S
1N916,
1N3064,
500ns
500ns
74LS113
S113 equivalent
|
THERMISTORS nsp 037
Abstract: Thyristor TAG 9118 ICA 0726 0148 Transformer a1273 y k transistor AM97C11CN transistor SK A1104 PM7A2Q B8708 bzy79 yh 5032
Text: INDEX OF COMPONENTS A Section/Page No. A.C. Adaptor. Adaptor Kits BNC e tc . Adhesive Tapes. Adhesives, Various. Aerosols.
|
OCR Scan
|
PDF
|
200X300X360m
THERMISTORS nsp 037
Thyristor TAG 9118
ICA 0726 0148 Transformer
a1273 y k transistor
AM97C11CN
transistor SK A1104
PM7A2Q
B8708
bzy79
yh 5032
|
transistor cross reference
Abstract: MPT3N40 Westinghouse SCR handbook LT 8224 ZENER DIODE sje389 N9602N npn transistor RCA 467 TFK 7 segment displays PUT 2N6027 delco 466
Text: C K TBD DOLLY LIST LOGO LIST SAFETY & RELIABLTY TEK PN SYSTEM II DIGITAL IC's MEMORIES. MOS. CM OS.ECL. TTL MICROPROCESSOR SPECIAL FUNCTION IC's DIGITAL / LINEAR ARRAYS LINEAR IC'S (PURCH) TEK-MADE IC’s 3 IC's INDEX (COLORED PGS) INCL PRGMD. SCRND.ETC
|
OCR Scan
|
PDF
|
|
74LS113
Abstract: 1N3064 1N916 74LS 74S113 N74LS113N N74S113N S113
Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 1 3 is a d u a l J -K n e g a tive edg e trig g e re d flip -flo p fe a tu rin g ind ivid u a l J, K, S e t and C lo c k inp u ts. T h e a s y n c h ro
|
OCR Scan
|
PDF
|
74LS113,
1N916,
1N3064,
500ns
74LS113
1N3064
1N916
74LS
74S113
N74LS113N
N74S113N
S113
|
74LS113
Abstract: No abstract text available
Text: 74LS113, S113 Flip-Flops S ig n e tics Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION TYPE T h e '1 1 3 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, S e t and Clock inputs. T h e asynchro nous S et Sp input, when LO W , forces
|
OCR Scan
|
PDF
|
74LS113,
500ns
500ns
1N916,
1N3064,
74LS113
|
