F100331 Search Results
F100331 Price and Stock
Fairchild Semiconductor Corporation F100331SCLOW POWER TRIPLE D-TYPE FLIP-FLOP D Flip-Flop, 100K Series, 3-Func, Positive Edge Triggered, 1-Bit, Complementary Output, ECL, PDSO24 |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
F100331SC | 26 |
|
Get Quote |
F100331 Datasheets (4)
Part |
ECAD Model |
Manufacturer |
Description |
Curated |
Datasheet Type |
PDF |
---|---|---|---|---|---|---|
F100331 |
![]() |
Low Power Triple D Flip-Flop | Scan | |||
F100331D |
![]() |
Low Power Triple D Flip-Flop | Scan | |||
F100331F |
![]() |
Low Power Triple D Flip-Flop | Scan | |||
F100331Q |
![]() |
Low Power Triple D Flip-Flop | Scan |
F100331 Datasheets Context Search
Catalog Datasheet |
Type |
Document Tags |
PDF |
---|---|---|---|
100331DMQB
Abstract: 100331FMQB 100331J-QMLV 100331WFQMLV 100331W-QMLV 5962-9153601MXA F100331 5962-9153601vya
|
Original |
MN100331-X F100331 J24ERJ P000060A P000061A W24BRE M0004381 MN100331-X, 100331DMQB 100331FMQB 100331J-QMLV 100331WFQMLV 100331W-QMLV 5962-9153601MXA 5962-9153601vya | |
Contextual Info: MILITARY DATA SHEET Original Creation Date: 10/30/95 Last Update Date: 08/28/96 Last Major Revision Date: 08/21/96 MN100331-X REV 1A0 LOW POWER TRIPLE D FLIP-FLOP General Description The F100331 contains three D-type, edge-triggered master/slave flip-flops with true and |
OCR Scan |
MN100331-X F100331 MKT-J24E | |
PC00061A
Abstract: 175C F100331
|
OCR Scan |
MN100331-X F100331 MN100331â J24ERJ P000060A P000061A PC00061A 175C | |
100331J-QMLV
Abstract: 100331W-QMLV F100331 100331DMQB 100331FMQB
|
Original |
MN100331-X F100331 J24ERJ P000060A P000061A W24BRE 100331J-QMLV 100331W-QMLV 100331DMQB 100331FMQB | |
U41B
Abstract: CERPAK F100131 F100331 F100K
|
OCR Scan |
F100331 F100331 F100131 F100131, U41B CERPAK F100131 F100K | |
Contextual Info: National ÆSA Semiconductor F100131 Triple D Flip-Flop General Description The F100131 contains three D-type, edge-triggered master/ slave flip-flops with true and complement outputs, a Com mon Clock CPc , and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual Clock (CPn), Direct |
OCR Scan |
F100131 F100331 | |
F100131
Abstract: F100331
|
OCR Scan |
F100131 F100131 F100331 TL/F/9653-10 | |
98531
Abstract: F100131 F100331
|
OCR Scan |
F100131 F100131 F100331 TL/F/9853-8 TL/F/9853-10 98531 |