Untitled
Abstract: No abstract text available
Text: nOSEL-VITELIC bSE ]> • b3S33Tl G0 Dlfl2ö b?b M M O V I V53C256A FAMILY HIGH PERFORMANCE, LOW POWER 2 5 6 K X 1 BIT FAST PAGE MODE CMOS DYNAMIC RAM MOSEL- VITELIC H IG H P E R F O R M A N C E V 5 3 C 2 5 6 A 6 0 /6 0 L 7Q /70L 8 0 /8 0 L 1 0 /1 0 L 60 ns
|
OCR Scan
|
b3S33Tl
V53C256A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL — VITELIC 4flE D MOSEL b3S33Tl Q O Q O i m MOVI 5 MS72215/16 & MS72225/26 ADVANCE INFORMATION 512 x 18 & 1024 x 18 Parallel Synchronous FIFOs FEATURES DESCRIPTION • Full C M O S clocked synchronous FIFO s The MS72215/16 and MS72225/26 are clocked registered FIFOs
|
OCR Scan
|
b3S33Tl
MS72215/16
MS72225/26
18-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S4E D b3S33Tl DGQlbMB 1Ö4 MOSEL MS318000 ADVANCE INFORMATION 512K x 16,1 MEG x 8 CMOS Mask Mask Programmable ROM f! OSEL - VI T EL IC FEATURES The MS318000 is an 8 Mb CMOS Slgate maskprogrammable static read only memory organized as 524,288 words by 16 bits or 1,048,576 words by 8
|
OCR Scan
|
b3S33Tl
MS318000
MS318000
200ns
|
PDF
|
386dx bios
Abstract: Non VGA Video Controller IC 486DX 486SX
Text: SME D MOSEL • b3S33Tl DDD171D S55 « M O V I MS400 Ì10SEL-VITELIC p r e lim in a r y 486SX / 486DX Single Chip AT "O S FEATURES DESCRIPTION • Direct Interface to 486SX/487SX or 486DX at speeds from 20-33MHz The MS400 is a highly integrated single chip AT opti
|
OCR Scan
|
b3S33Tl
DDD171D
10SEL-VITELIC
MS400
486SX
486DX
MS400
MS441/3
386dx bios
Non VGA Video Controller IC
|
PDF
|
MS628128
Abstract: No abstract text available
Text: MOSEL-VITELIC fc,2E ]> MOSEL-VITELIC • b3S33Tl QQQ25Q7 OTh ■ UOVI MS628128 1048576 131,072 x 8 CMOS STATIC RAM WITH DATA RETENTION AND LOW POWER ADVANCED INFORMA TION Features Description ■ Available in 8 0 /100/120 ns (Max.) ■ Automatic power-down when chip disabled
|
OCR Scan
|
b3S33Tl
QQQ25Q7
MS628128
S628128
S628128L
MS628128-80FC
MS628128L-80PC
MS628128L-80FC
MS628128-1OPC
MS628128-1OFC
MS628128
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC bSE J> m M O S E L -V IT E L IC bBSBBTl ÜDD24Db 27e! « M O V I V404J232and V404J236 2M x 32 and 2M x 36 CMOS MEMORY MODULES PRELIMINARY Features Description • ■ ■ ■ ■ ■ The V404J232 memory Module is organized as 2,097,152 x 32 bits in a 72-lead single-in-line mod
|
OCR Scan
|
V404J232and
V404J236
DD24Db
72-lead
V404J232
72lead
V404J232/236
|
PDF
|
7202A
Abstract: No abstract text available
Text: M OSEL V ITEU C MS7200U7201AL/7202AL 256x9,512x9, 1Kx9 CMOS FIFO Features Descriptions • First-In/First-Out static RAM based dual port memory ■ Three densities in a x9 configuration ■ Low power versions ■ Includes empty, full, and half full status flags
|
OCR Scan
|
MS7200U7201AL/7202AL
256x9
512x9,
MS7200L/7201AL/7202AL
MS7200-25NC
MS7200-25JC
MS7200-25FC
MS7200-35NQ
MS7200-35JC
MS7200-35FC
7202A
|
PDF
|
led flasher
Abstract: T-77-13
Text: 5 4E ]> • =,3533^1 00D1L.72 ' i l l ■ MOVI MOSEL NOSEL-VITELIC MSS0581 Speech Synthesizer (Voice ROM FEATURES • Single power can operate at 2.4V through 5V. • Direct drive buzzer and output could drive speaker. • Cascade function that can extend the speech
|
OCR Scan
|
00D1L
MSS0581
MSS0581.
PID201
b3S33
0DDlb77
510SEL-VITELIC
b3S33Tl
led flasher
T-77-13
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL VITELIC V53C311616500 3.3 VOLT 1 M X 16 EDO PAGE MODE CMOS DYNAMIC RAM HIGH PERFORMANCE 50 60 70 Max. RAS Access Time, Irac 50 ns 60 ns 70 ns Max. Column Address Access Time, (^ aa) 25 ns 30 ns 35 ns Min. Extended Data Out Page Mode Cycle Time, fcc)
|
OCR Scan
|
V53C311616500
16-bit
cycles/64
42-pin
50/44-pin
V53C311616500
G0G4151
00QM1S2
|
PDF
|
45l50
Abstract: V53C104H
Text: M O S E L V I T E L IC V53C104H U LTR A -H IG H PERFO RM ANCE, L O W P O W ER 2 5 6 K X 4 B IT F A S T P A G E M O D E CM O S D YN A M IC R A M HIGH PERFORMANCE 45/45L 50/50L 55/55L 60/60L Max. RAS Access Time, 1RAC 45 ns 50 ns 55 ns 60 ns Max. Column Address Access Time, (tCAA)
|
OCR Scan
|
V53C104H
45/45L
50/50L
55/55L
60/60L
110ns
V53C104HL
V53C104H-60
V53C104H-1
V53C104H
45l50
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S E L VÊTEL IC V53C8256H U LTR A -H IG H PERFO RM ANCE, L O W PO W ER 2 5 6 K X 8 B IT F A S T P A G E M O D E CM O S D YN A M IC R A M H IG H P E R F O R M A N C E Max. RAS Access Time, tRAC 4 5 /4 5 L 5 0 /5 0 L 5 5 /5 5 L 6 0 /6 0 L 45 ns 50 ns 55 ns
|
OCR Scan
|
V53C8256H
115ns
8256H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SE L VÊTELIC V53C404B HIGH PERFORMANCE, LOW POWER 1 M X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM 60 70 80 10 M ax. RAS Access Time, 1RAC 60 ns 70 ns 80 ns 100 ns M ax. Column Address Access Tim e, (tCAA) 30 ns 35 ns 40 ns 50 ns HIGH PERFORMANCE V53C404B
|
OCR Scan
|
V53C404B
404B-10
V53C404B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M OSEL VITELIC V53C8125H ULTR A -H IG H PERFORM ANCE, 128K X 8 B IT F A S T P A G E M O D E CM OS D Y N A M IC R A M HIGH PERFORMANCE P R E LIM IN A R Y 35 40 45 50 Max. RAS Access Time, tRAC 35 ns 40 ns 45 ns 50 ns Max. Column Address Access Time, (tç^A)
|
OCR Scan
|
V53C8125H
V53C8125H
24-pin
26/24-pin
000355b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S E L V IT E L IC V53C8257H U LTR A -HIG H SPEED, 256KX 8B IT P A G E M O D E WITH E X TE N D E D DATA O U T P U T ED O A N D C A S B U R S T M O D E CM O S D YN A M IC R A M PR E LIM IN A R Y 45/45L 50/50L 55/55L 60/60L Max. RAS Access Time, Orac)
|
OCR Scan
|
V53C8257H
256KX
45/45L
50/50L
55/55L
60/60L
V53C8257H
VS3C8257H
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: M O SE L VITELIC PRELIMINARY V62C518256 32Kx8 BIT STATIC RAM Features Description • High-speed: 35,45, 55, 70 ns ■ Ultra low DC operating current of 5mA Max. ■ Low Power dissipation: TTL Standby: 3mA (Max.) CMOS Standby: 20n.A (Max.) ■ Fully static operation
|
OCR Scan
|
V62C518256
32Kx8
28-pin
V62C518256
144-bit
b3533Tl
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S E L V IT E L IC V53C16256L 3.3 VOLT 2 5 6 K X 16 FAST PAGE MODE CMOS DYNAMIC RAM PRELIMINARY 40 45 50 60 Max. RAS Access Time, tpAo 40 ns 45 ns 50 ns 60 ns Max. Column Address Access Time, (fc/vO 20 ns 22 ns 24 ns 30 ns Min. Fast Page Mode Cycle Time, (tpC)
|
OCR Scan
|
V53C16256L
16-bit
b3S33Tl
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL VTTEUC PRELIMINARY V104J232 512K x 32 SIMM Features Description 524,288 x 32 bit organizations Utilizes 256K x 4 CMOS DRAMs Fast access times 70 ns, 80 ns, 100 ns Fast Page mode operation Low power dissipation _ CAS before RAS refresh, RAS only refresh, and
|
OCR Scan
|
V104J232
72-lead
V104J232
DD03350
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S EL V IT E L IC V53C8129H ULTRA-HIGH PERFORMANCE, 128K X 8 BIT EDO PAGE MODE CMOS DYNAMIC RAM PRELIMINARY 35 40 45 50 Max. RAS Access Time, tRAC 35 ns 40 ns 45 ns 50 ns Max. Column Address Access Time, (Icu ò 18 ns 20 ns 22 ns 24 ns Min. Fast Page Mode With EDO Cycle Time, (tpC)
|
OCR Scan
|
V53C8129H
V53C8129H-50
24-pin
26/24-pin
QD03fl3b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S EL V IT E L IC V53C511816502 1M x 16 EDO PA G E M ODE CMOS DYNAM IC RAM OPTIONAL SE LF REFRESH HIGH PERFORMANCE 50 60 Max. RAS Access Time, Jrac 50 ns 60 ns Max. Column Address Access Time, (^;aa ) 25 ns 30 ns Min. Extended Data Out Page Mode Cycle Time, (1pC)
|
OCR Scan
|
V53C511816502
16-bit
cycles/16
42-pin
44/50-pin
V53C511816502
b3S33Tl
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL VITELIC PREW BBtO M V62C51864 8Kx8 B IT STA TIC RAM Features Description • ■ ■ The V 62C 51864 is a 65,536-bit static random access memory organized as 8,192 words by 8 bits. It is built with M O SE L VITE LIC ’s high performance C M O S process. Inputs and three state outputs are
|
OCR Scan
|
V62C51864
536-bit
b3533
28-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL VITELIC P R E LIM IN A R Y V53C16256H 2 5 6 K X 16 F A S T P A G E M O D E CM O S D YN A M IC R A M HIGH PERFORMANCE 40 45 50 60 40 ns 45 ns 50 ns 60 ns 20 ns 22 ns 24 ns 30 ns Min. Fast Page Mode Cycle Time, tPC 23 ns 25 ns 28 ns 35 ns Min. Read/Write Cycle Time, (tRC)
|
OCR Scan
|
V53C16256H
110ns
V53C16256H
L3S3311
40-Pin
b353311
0003b0fl
|
PDF
|
ULTRA HQX
Abstract: MS62256L-10 MS62256 MS62256L-12 MS62256L-70 MS62256L-70FC MS62256L-85 T-46 ms62256l-70pc MS62256L10PC
Text: S4E » b3533Tl 00D13TÏ 311 MOSEL IMOVI MS62256 32K x 8 CMOS Static RAM MOSEL-VITELIC r r -4 1 0 -2 3 -1 3 » FEATURES DESCRIPTION • High-speed - 70/85/100/120 ns The MOSEL M S62256 is a 262,144-bit static random access memory organized as 32,768 words by 8 bits and
|
OCR Scan
|
b3533Tl
DDD13TÃ
MS62256
MS62256L
385mW
MS62256
144-bit
MS622iod,
500mV
MS62256L-70FC
ULTRA HQX
MS62256L-10
MS62256L-12
MS62256L-70
MS62256L-85
T-46
ms62256l-70pc
MS62256L10PC
|
PDF
|
v110h
Abstract: V53C104F
Text: M O S E L VTTELÊ C V53C 104F H IG H PE R FO RM A N CE, L O W P O W E R 2 5 6 K X 4 B IT F A S T P A G E M O D E CM O S D Y N A M IC R A M 60/60L 70/70L 80/80L Max. RAS Access Time, tRAC 60 ns 70 ns 80 ns Max. Column Address Access Time, (tCAA) 30 ns 35 ns
|
OCR Scan
|
V53C104F
V53C104F
60/60L
70/70L
80/80L
V53C104FL
200mA
200nA
V53C104F-80
V53C104F-1
v110h
|
PDF
|
kexz
Abstract: No abstract text available
Text: MOSEL-VITELIC b2E » MOSEL-VITELIC • b3533Tl GGGS33L. GES ■ M O V I V104J232, V104J236 512K X 32, 512K x 36 SIMM PRELIMINARY Features Description a 524,288 x 32 bit or 524,288 x 36 bit The V104J232 Memory Module is organized as 524,288 x 32 bits in a 72-lead single-in-line module.
|
OCR Scan
|
b3533Tl
GGGS33L.
V104J232,
V104J236
72-lead
V104J232
QDQE34A
104J232/236
kexz
|
PDF
|