Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2S30 Search Results

    SF Impression Pixel

    XC2S30 Price and Stock

    AMD XC2S30-5VQG100C

    IC FPGA 60 I/O 100VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S30-5VQG100C Tray 7,155 1
    • 1 $34.93
    • 10 $34.93
    • 100 $34.93
    • 1000 $34.93
    • 10000 $34.93
    		Buy Now

    AMD XC2S30-5TQG144C

    IC FPGA 92 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S30-5TQG144C Tray 3,247 1
    • 1 $40.11
    • 10 $40.11
    • 100 $40.11
    • 1000 $40.11
    • 10000 $40.11
    		Buy Now

    AMD XC2S30-5TQ144C

    IC FPGA 92 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S30-5TQ144C Tray 60
    • 1 -
    • 10 -
    • 100 $48.51
    • 1000 $48.51
    • 10000 $48.51
    		Buy Now

    AMD XC2S30-6PQ208C

    IC FPGA 140 I/O 208QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S30-6PQ208C Tray 24
    • 1 -
    • 10 -
    • 100 $20.26042
    • 1000 $20.26042
    • 10000 $20.26042
    		Buy Now

    AMD XC2S30-5VQ100C

    IC FPGA 60 I/O 100VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S30-5VQ100C Tray 90
    • 1 -
    • 10 -
    • 100 $42.21
    • 1000 $42.21
    • 10000 $42.21
    		Buy Now
    Find more XC2S30 price and stock on Findchips.com

    XC2S30 Datasheets (81)

    Part ECAD Model Manufacturer Description Curated Type PDF
    XC2S30 Xilinx IC,FPGA,972-CELL,CMOS,TQFP,100PIN,PLASTIC Original PDF
    XC2S300E Xilinx Spartan-IIE 1.8V FPGA Family Original PDF
    XC2S300E-6FG456C Xilinx Spartan-IIE 1.8V FPGA Family Original PDF
    XC2S300E-6FG456C Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FG456I Xilinx Spartan-IIE 1.8V FPGA Family Original PDF
    XC2S300E-6FG456I Xilinx 300,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FGG456C Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FGG456I Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FT256C Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FT256C Xilinx Spartan-IIE 1.8V FPGA. Original PDF
    XC2S300E-6FT256I Xilinx 300,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FT256I Xilinx Spartan-IIE 1.8V FPGA. Original PDF
    XC2S300E-6FT456C Xilinx Spartan-IIE 1.8V FPGA. Original PDF
    XC2S300E-6FT456I Xilinx Spartan-IIE 1.8V FPGA. Original PDF
    XC2S300E-6FTG256C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 182 I/O 256FTBGA Original PDF
    XC2S300E-6FTG256C Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6FTG256I Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6PQ208C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 146 I/O 208PQFP Original PDF
    XC2S300E-6PQ208C Xilinx 300,000 SYSTEM GATE 1.8V FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S300E-6PQ208C Xilinx Spartan-IIE 1.8V FPGA. Original PDF

    XC2S30 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    bga 1296

    Abstract: XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25
    Text: XILINX FPGA PACKAGE OPTIONS AND USER I/O Pins Body Size I/O’s 88 120 200 264 432 528 624 720 912 1104 1296 176 176 284 316 404 512 660 724 804 804 804 404 556 XC2S200 XC2S150 XC2S100 XC2S50 XC2S30 Spartan-II 2.5V XC2S15 XC2S300E XC2S200E XC2S150E XC2S100E


    Original     		PDF XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V250 XC2V500 XCV100E bga 1296 XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25

    SPARTAN-3 XC3S400

    Abstract: CZ80CPU Z84C00
    Text: CZ80CPU 8-Bit Microprocessor Core The CZ80CPU implements a fast, fully-functional, single-chip, 8-bit microprocessor with the same instruction set as the Z80. The core has a 16-bit address bus capable of directly accessing 64kB of memory space. It has 252 root instructions with the reserved 4 bytes as prefixes, and accesses


    Original     		PDF CZ80CPU CZ80CPU 16-bit CZ80CHIP, SPARTAN-3 XC3S400 Z84C00

    XC17S200APD8C

    Abstract: SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30
    Text: Spartan-II/Spartan-IIE Family of One-Time Programmable Configuration PROMs R DS078 v1.5 November 15, 2001 5 Advance Product Specification Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for


    Original     		PDF DS078 20-pin 44-pin XC17S200APD8C SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30

    PC HARD DISK CIRCUIT diagram

    Abstract: laptop HARD DISK CIRCUIT diagram sgpio cpld usb to db9 internal connection diagram HARD DISK power supply diagram HARD DISK with power supply diagram hard disk CIRCUIT diagram sata hard disk connector wire diagram SFF-8470 AUTOMATED FAN SPEED CONTROLLER BLOCK DIAGRAM
    Text: PM2319-KIT SXP 36x3G Evaluation Kit Preliminary SXP 36x3G Evaluation Kit FEATURES for all high speed serial interfaces. It also contains a DB9 connector for a 16550 UART interface and an EJTAG connector for debugging the integrated MIPS-based processor. The SXP 36x3G Evaluation Kit PM2319KIT allows evaluation of the PM8387


    Original     		PDF PM2319-KIT 36x3G PM2319KIT) PM8387 PMC-2041345 PC HARD DISK CIRCUIT diagram laptop HARD DISK CIRCUIT diagram sgpio cpld usb to db9 internal connection diagram HARD DISK power supply diagram HARD DISK with power supply diagram hard disk CIRCUIT diagram sata hard disk connector wire diagram SFF-8470 AUTOMATED FAN SPEED CONTROLLER BLOCK DIAGRAM

    xc2s300e pinouts

    Abstract: LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P
    Text: Spartan-IIE 1.8V FPGA Family: Pinout Tables R DS077-4 v1.0 November 15, 2001 Preliminary Product Specification Pin Definitions Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock buffers. These pins


    Original     		PDF DS077-4 thT11 DS001-1, DS001-2, DS001-3, DS001-4, xc2s300e pinouts LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P

    DS001-3

    Abstract: SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.4 August 28, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		PDF DS001-3 DS001-1, DS001-2, DS001-3, DS001-4, DS001-3 SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50

    SPARTAN XC2S50

    Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A
    Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed


    Original     		PDF XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga

    SPARTAN XC2S50

    Abstract: SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15
    Text: Robust Feature Set • Flexible on-chip memory Distributed and Block Memory • 4 Digital Delay Lock Loops per device Efficient chip level/ board level clock management • Select I/O Technology Interface to all major bus standards HSTL, GTL, SSTL, etc…


    Original     		PDF PQ208 FG256 FG456 SPARTAN XC2S50 SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15

    SPARTAN-II xc2s200 pq208 block diagram

    Abstract: fpga frame buffer vhdl examples
    Text: Spartan-II 2.5V FPGA Family: Functional Description R DS001-2 v2.0 September 18, 2000 Preliminary Product Specification Architectural Description Spartan-II Array The Spartan-II user-programmable gate array, shown in Figure 1, is composed of five major configurable elements:


    Original     		PDF DS001-2 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN-II xc2s200 pq208 block diagram fpga frame buffer vhdl examples

    XC2S30 PIN OUT

    Abstract: xc2s50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.2 January 19, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		PDF DS001-3 XC2S50 XC2S100. DS001-1, DS001-2, DS001-3, DS001-4, XC2S30 PIN OUT

    Untitled

    Abstract: No abstract text available
    Text: Spartan-IIE 1.8V FPGA Automotive IQ Product Family: Introduction and Ordering R DS106-1 v1.5 July 16, 2003 Advance Product Specification Introduction The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic


    Original     		PDF DS106-1 bS400-E XC2S600-E FG676 FG676â

    3014 LED

    Abstract: SPARTAN XC2S50 XAPP176 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30
    Text: Application Note: Spartan-II and Spartan-IIE Families Configuration and Readback of Spartan-II and Spartan-IIE FPGAs Using Boundary Scan R XAPP188 v2.2 June 24, 2005 Summary This application note demonstrates using a Boundary-Scan (JTAG) interface to configure and


    Original     		PDF XAPP188 XAPP176: XAPP176 org/cspress/catalog/st01096 3014 LED SPARTAN XC2S50 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30

    H16550

    Abstract: xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7
    Text: H16550 - Universal Asynchronous Receiver/Transmitter with FIFOs April 5, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL Source RTL Design File Formats available at extra cost


    Original     		PDF H16550 xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Spartan-II 2.5V FPGA Automotive IQ Product Family: Introduction and Ordering R DS105-1 v2.0 August 9, 2013 Product Specification Introduction The Spartan -II 2.5V Field-Programmable Gate Array (FPGA) Automotive IQ product family gives users high performance, abundant logic resources, and a rich feature set.


    Original     		PDF DS105-1 FG456 456-ball XC2S200 XC2S100 XC2S150: VQ100 XCN11010.

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Spartan-IIE FPGA Family Data Sheet R DS077 August 9, 2013 Product Specification This document includes all four modules of the Spartan -IIE FPGA data sheet. Module 1: Introduction and Ordering Information


    Original     		PDF DS077 DS077-1 DS077-3 DS077-2 XC2S400E XC2S600E FG676. FT256 XC2S50E XCN12026.

    a562 transistor

    Abstract: transistor A562 d2118 DSP1c D61 6A-1 D2730 transistor D1812 H3C1 A966 transistor power 22E
    Text: Freescale Semiconductor User’s Guide PTKIT8101UG Rev. 1, 9/2005 MSC8101 Packet Telephony Farm Card MSC8101PFC The MSC8101 DSP subsystem on the MSC8101 packet telephony farm card (MSC8101PFC) performs the signal processing functions for voice, fax, and modem data


    Original     		PDF PTKIT8101UG MSC8101 MSC8101PFC) MCS8101 MSC8101PFC MSC8101 a562 transistor transistor A562 d2118 DSP1c D61 6A-1 D2730 transistor D1812 H3C1 A966 transistor power 22E

    p181 g8

    Abstract: 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.4 April 30, 2001 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original     		PDF DS001-4 tha00 XC2S50 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140

    BGA and QFP Package

    Abstract: spartan 2 XC2S50E FTG256 XC2S100E XC2S150E XC2S200E XC2S300E resistor 56k DS077
    Text: 05 Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information R DS077-1 v2.2 July 28, 2004 Introduction Product Specification • The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low


    Original     		PDF DS077-1 DS077-3, DS077-4, XC2S400E XC2S600E. XC2S150E XC2S50E BGA and QFP Package spartan 2 XC2S50E FTG256 XC2S100E XC2S200E XC2S300E resistor 56k DS077

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original     		PDF OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746

    SPARTAN XC2S50

    Abstract: SPARTAN-II xc2s200 pq208 xc2s50-tq144 XC2S50 SPARTAN-II xc2s50 pq208 XC2S100 xc2s200 pq208 SPARTAN-II xc2s100 pq208 VQ100 XC2S150
    Text: Spartan-II 2.5V FPGA Family: Introduction and Ordering Information R DS001-1 v2.0 September 18, 2000 Preliminary Product Specification Introduction The Spartan -II 2.5V Field-Programmable Gate Array family gives users high performance, abundant logic resources,


    Original     		PDF DS001-1 XC2S200 FG456 456-ball DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 xc2s50-tq144 XC2S50 SPARTAN-II xc2s50 pq208 XC2S100 xc2s200 pq208 SPARTAN-II xc2s100 pq208 VQ100 XC2S150

    SPARTAN XC2S50

    Abstract: XC2S50 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S30 PINS
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.0 September 18, 2000 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		PDF DS001-3 XC2S200 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN XC2S50 XC2S50 PCI33 XC2S100 XC2S15 XC2S150 XC2S30 XC2S30 PINS

    LM3874-Adj

    Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400
    Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25


    Original     		PDF O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400

    XC17S200APD8C

    Abstract: XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 XC2S50 XC2S50E
    Text: Spartan-II/Spartan-IIE Family OTP Configuration PROMs XC17S00A R DS078 (v1.10) June 25, 2007 Product Specification 5 Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan -II/Spartan-IIE FPGA devices


    Original     		PDF XC17S00A) DS078 20-year 20-pin 44-pin XC17S150APD8C XC17S15AVO8C XC17S50APDG8C XC17S150AVO8C XC17S15AVOG8C XC17S200APD8C XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 XC2S50 XC2S50E