Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS113A Search Results

    SF Impression Pixel

    74LS113A Price and Stock

    Rochester Electronics LLC SN74LS113ADR

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS113ADR Bulk 2,500 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.14
    		Buy Now

    Semiconductors 74LS113A

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Onlinecomponents.com 74LS113A 1,365
    • 1 $3.69
    • 10 $3.69
    • 100 $1.03
    • 1000 $0.85
    • 10000 $0.85
    		Buy Now

    Motorola Semiconductor Products SN74LS113AN

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics SN74LS113AN 75
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Quest Components SN74LS113AN 41
    • 1 $0.666
    • 10 $0.555
    • 100 $0.444
    • 1000 $0.444
    • 10000 $0.444
    		Buy Now

    Texas Instruments SN74LS113AN

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics SN74LS113AN 241
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Quest Components SN74LS113AN 313
    • 1 $0.666
    • 10 $0.666
    • 100 $0.444
    • 1000 $0.3108
    • 10000 $0.3108
    		Buy Now
    SN74LS113AN 44
    • 1 $1.45
    • 10 $1.16
    • 100 $0.87
    • 1000 $0.87
    • 10000 $0.87
    		Buy Now
    SN74LS113AN 60
    • 1 $1.554
    • 10 $1.2432
    • 100 $0.9324
    • 1000 $0.9324
    • 10000 $0.9324
    		Buy Now

    STMicroelectronics T74LS113AB1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics T74LS113AB1 300
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more 74LS113A price and stock on Findchips.com

    74LS113A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS113A

    Abstract: SN54LSXXXJ truth table NOT gate 74 751A-02 SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K


    Original     		PDF SN54/74LS113A 74LS113A 11han SN54LSXXXJ truth table NOT gate 74 751A-02 SN74LSXXXD SN74LSXXXN

    truth table NOT gate 74

    Abstract: 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN t flip-flop 74LS113A
    Text: SN54/74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K


    Original     		PDF SN54/74LS113A 74LS113A truth table NOT gate 74 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN t flip-flop

    74LS08 fan-in

    Abstract: 74LS398 74LS273 74LS14 Hex Inverter definition MC74F579 74LS181 74ls795 74LS299 Decade Up/Down counter 3 State ttl buffer 74LS245
    Text: Selection Information FAST/LS TTL 1 Circuit Characteristics 2 Design Considerations, Testing and Applications Assistance Form 3 FAST Data Sheets 4 LS Data Sheets 5 Reliability Data 6 Package Information Including Surface Mount 7 FAST AND LS TTL DATA CLASSIFICATION


    Original     		PDF 81LS96) 81LS97) 81LS98) 74LS08 fan-in 74LS398 74LS273 74LS14 Hex Inverter definition MC74F579 74LS181 74ls795 74LS299 Decade Up/Down counter 3 State ttl buffer 74LS245

    74LS113A

    Abstract: tp 2123
    Text: MITSUBISHI LSTTLs M 7 4LS 113 A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS113A P c o n ta in in g 2 J -K is a sem ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits


    OCR Scan     		PDF 74LS113A b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN tp 2123

    74LS113A

    Abstract: No abstract text available
    Text: AA M O T O R O L A SN54/74LS113A D E S C R IPT IO N — The S N 5 4 L S /7 4 L S 1 13A offers individual J, K, set, and clock inputs. These m onolithic dual flip-flops a re designed so that w h e n th e clock goes HIGH, th e inputs a re enabled and data w ill be


    OCR Scan     		PDF SN54/74LS113A 74LS113A

    JK flip flop IC

    Abstract: JK flip flop IC diagram M74LS113AP Toggle flip flop IC 20-PIN M74LS112AP
    Text: M ITSU B IS H I L S T T L s 74LS113AP D U A L J-K N E G A T IV E E D G E - T R IG G E R E D F L I P F L O P W IT H S E T DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS113A P c o n ta in in g 2 J -K is a sem ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits


    OCR Scan     		PDF M74LS113AP M74LS113AP b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN JK flip flop IC JK flip flop IC diagram Toggle flip flop IC M74LS112AP

    74LS113A

    Abstract: No abstract text available
    Text: <g MOTOROLA. SN54/74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K


    OCR Scan     		PDF SN54/74LS113A 74LS113A

    IC AND GATE 7408 specification sheet

    Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
    Text: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format


    OCR Scan     		PDF

    sn 74373

    Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
    Text: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher


    OCR Scan     		PDF

    74s113a

    Abstract: SN74LS113 74ls113a
    Text: SN54LS113A, SN54S113, 74LS113A, SN74S113A DUAL J K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET D2661, APRIL 1982 - REVISEO MARCH 1988 Fully Buffered to Offer Maximum Isolation from External Disturbance S N 5 4 L S 1 1 3 A , S N 5 4 S 1 1 3 . . . J OR W P A C K A G E


    OCR Scan     		PDF SN54LS113A, SN54S113, SN74LS113A, SN74S113A D2661, 74s113a SN74LS113 74ls113a

    Untitled

    Abstract: No abstract text available
    Text: SN54LS113A, SN54S113, 74LS113A, SN74S113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET D2661, APRIL 1982 - REVISED MARCH 1988 Fully Buffered to Offer Meximum Isolation from External Disturbance SNS4LS113A. SN54S113 . . . J OR W PACKAGE 74LS113A. SN74S113A . . . O OR N PACKAGE


    OCR Scan     		PDF SN54LS113A, SN54S113, SN74LS113A, SN74S113A D2661, SNS4LS113A. SN54S113 SN74LS113A. 54LS1

    74LS82

    Abstract: 74LS176 74LS94 74LS286 74ls150 74LS177 74LS116 74ls198 7400 TTL 74ls521
    Text: GOULD 4055916 GOULD SEMICONDUCTOR SEMICONDUCTOR DIV DIV 03E D | 03E MDSSTlb 09920 D UCICmEU T-4 3I-V 7400 TTL Cells •> GOULD CM OS Gate Array and Standard Cell Library Electronics Features General Description • Over 200 functions available. 7400 TTL Cells, a member of Gould’s EXPERT ASIC


    OCR Scan     		PDF

    SN74LS113A

    Abstract: No abstract text available
    Text: TYPES SN54LS113A, SN54S113, 74LS113A, SN74S113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET REVISED DECEMBER 1983 Fully Buffered to O ifer M axim um Isolation fro m External Disturbance S N 54LS 113A , S N 54S 113 . . . J OR W PACKAGE S N 74LS 113A , S N 74S 113 . . D , J OR N PACKAGE


    OCR Scan     		PDF SN54LS113A, SN54S113, SN74LS113A, SN74S113 SN74LS113A

    74191, 74192, 74193 circuit diagram

    Abstract: IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411
    Text: P L S -W S /H P MAX+PLUS II Programmable Logic Software for HP/Apollo Workstations Data Sheet September 1991, ver. 3 Features □ □ LI LI □ □ □ □ General Description Software support for Classic, M A X 5000, M A X 7000, and ST G E P L D s Runs on H ew lett Packard /A p o llo Series 3000, 3500, 4000, 4500, and


    OCR Scan     		PDF HP400 QIC-24, 60-Mbytetape 74191, 74192, 74193 circuit diagram IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411

    74LS113

    Abstract: sn74ls113
    Text: Ä M O TO R O LA SN54LS113A 74LS113A D E S C R IP T IO N — The SN 5 4 LS /7 4 LS 1 13A offers individual J , K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data w ill be


    OCR Scan     		PDF SN54LS113A SN74LS113A 74LS113 sn74ls113

    74LS80

    Abstract: 74LS198 74LS150 74LS94 OAI32 74LS179 TTL 74LS198 MUX21H TTL 74ls138 to 7 segment 7476 3 bit ripple counter
    Text: 4flE ]> • 77MLjbciO 0001L3M 4bO « P C H T- °J EK-044-9004 CMOS Gate Array 5GV Series RICOH CORP/ ELECTRONIC The RICOH gate array 5GV series complies with the CMOS 1.5ju rule, and offers high speed operation with a gate delay time of 1.0 ns. The 5GV series inherits the rich library of 5GF gate array series. The cell library is compatible with


    OCR Scan     		PDF 77MLjbc 0001L3M TEK-044-9004 RSC-15 TBF368 M390C M393C CM16BR* M540C M541C 74LS80 74LS198 74LS150 74LS94 OAI32 74LS179 TTL 74LS198 MUX21H TTL 74ls138 to 7 segment 7476 3 bit ripple counter

    16 bit comparator using 74*85 IC

    Abstract: 74LSI39 74LS80 shift register 74ls96 4 bit synchronous ic 7476 74ls150 74LS94 74ls91 counter OAI211 74ls179
    Text: EKG-3-8805 CMOS Gate Array 5GF Series • O u tlin e T he R icoh gate a rray 5GF series com plies w ith th e CMOS 1.5 m rule, and o ffe rs high speed o p e ra tio n w ith a gate delay tim e o f 1.0 ns. T he 5G F series in h e rits th e rich lib ra ry o f th e 5GH series, and th e S R A M and mask RO M can be used


    OCR Scan     		PDF EKG-3-8805 RSC-15 74LS279 74LS298 74LS353 74LS367A 74LS368A 74LS390 74LS393 74LS399 16 bit comparator using 74*85 IC 74LSI39 74LS80 shift register 74ls96 4 bit synchronous ic 7476 74ls150 74LS94 74ls91 counter OAI211 74ls179