Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74AUP2G80GD Search Results

    SF Impression Pixel

    74AUP2G80GD Price and Stock

    Rochester Electronics LLC 74AUP2G80GD,125

    IC FF D-TYPE DUAL 1BIT 8XSON
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74AUP2G80GD,125 Bulk 176,611 2,049
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.15
    Buy Now

    Nexperia 74AUP2G80GD,125

    Flip Flop D-Type Pos-Edge 2-Element 8-Pin XSON8U - Tape and Reel (Alt: 74AUP2G80GD,125)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas 74AUP2G80GD,125 Reel 4 Weeks 2,466
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    NXP Semiconductors 74AUP2G80GD,125

    74AUP2G80GD - D Flip-Flop, AUP/ULP/V Series, 2-Func, Positive Edge Triggered, 1-Bit, Inverted Output, CMOS, PDSO8 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74AUP2G80GD,125 176,611 1
    • 1 $0.1479
    • 10 $0.1479
    • 100 $0.139
    • 1000 $0.1257
    • 10000 $0.1257
    Buy Now

    74AUP2G80GD Datasheets (4)

    Part ECAD Model Manufacturer Description Curated Type PDF
    74AUP2G80GD NXP Semiconductors Low-power dual D-type flip-flop; positive-edge trigger Original PDF
    74AUP2G80GD NXP Semiconductors 74AUP2G80 - IC AUP/ULP/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, INVERTED OUTPUT, PDSO8, 3 X 2 MM, 0.50 MM HEIGHT, PLASTIC, SOT996-2, SON-8, FF/Latch Original PDF
    74AUP2G80GD,125 NXP Semiconductors Low-power dual D-type flip-flop; positive-edge trigger; Package: SOT996-2 (XSON8U); Container: Reel Pack, Reverse, Reverse Original PDF
    74AUP2G80GD,125 NXP Semiconductors 74AUP2G80 - IC AUP/ULP/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO8, 3 X 2 MM, 0.50 MM HEIGHT, PLASTIC, SOT-996-2, XSON-8, FF/Latch Original PDF

    74AUP2G80GD Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 8 — 21 January 2013 Product data sheet 1. General description The 74AUP2G80 provides the dual positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock


    Original
    PDF 74AUP2G80 74AUP2G80

    74AUP2G80

    Abstract: 74AUP2G80DC 74AUP2G80GD 74AUP2G80GT JESD22-A114E JESD78
    Text: 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 04 — 2 June 2008 Product data sheet 1. General description The 74AUP2G80 provides the dual positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock


    Original
    PDF 74AUP2G80 74AUP2G80 74AUP2G80DC 74AUP2G80GD 74AUP2G80GT JESD22-A114E JESD78

    Untitled

    Abstract: No abstract text available
    Text: 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 6 — 7 December 2011 Product data sheet 1. General description The 74AUP2G80 provides the dual positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock


    Original
    PDF 74AUP2G80 74AUP2G80

    74AUP2G80

    Abstract: 74AUP2G80DC 74AUP2G80GT JESD78
    Text: 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 5 — 5 October 2010 Product data sheet 1. General description The 74AUP2G80 provides the dual positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock


    Original
    PDF 74AUP2G80 74AUP2G80 74AUP2G80DC 74AUP2G80GT JESD78

    Untitled

    Abstract: No abstract text available
    Text: 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 7 — 14 June 2012 Product data sheet 1. General description The 74AUP2G80 provides the dual positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock


    Original
    PDF 74AUP2G80 74AUP2G80