Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS107 Search Results

    74LS107 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74LS107AP-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    74LS107AFPEL-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    SN74LS107AN Texas Instruments Dual J-K Flip-Flops With Clear 14-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74LS107AD Texas Instruments Dual J-K Flip-Flops With Clear 14-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74LS107ANSR Texas Instruments Dual J-K Flip-Flops With Clear 14-SO 0 to 70 Visit Texas Instruments Buy
    SF Impression Pixel

    74LS107 Price and Stock

    Rochester Electronics LLC SN74LS107ANSR

    IC FF JK TYPE DUAL 1BIT 14SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS107ANSR Bulk 30,000 233
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.29
    • 10000 $1.29
    		Buy Now

    Rochester Electronics LLC SN74LS107AD

    SN74LS107A Dual J-K Flip-Flops W
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS107AD Bulk 18,672 261
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.15
    • 10000 $1.15
    		Buy Now

    Rochester Electronics LLC SN74LS107AN

    SN74LS107A DUAL J-K FLIP-FLOPS W
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS107AN Bulk 16,938 207
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.46
    • 10000 $1.46
    		Buy Now

    Rochester Electronics LLC 74LS107AFPEL-E

    DUAL J-K FLIP-FLOPS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LS107AFPEL-E Bulk 4,000 601
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.5
    • 10000 $0.5
    		Buy Now

    Rochester Electronics LLC SN74LS107ADBR

    FLIP FLOP JK-TYPE NEG-EDGE 2-ELE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS107ADBR Bulk 2,000 761
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.39
    • 10000 $0.39
    		Buy Now
    Find more 74LS107 price and stock on Findchips.com

    74LS107 Datasheets (9)

    Part ECAD Model Manufacturer Description Curated Type PDF
    74LS107 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    74LS107 Raytheon Dual J-K Negative-Edge-Triggered Flip-Flops Scan PDF
    74LS107 Signetics Dual J-K Flip-Flop Scan PDF
    74LS107 Signetics Dual J-K Flip-Flop Scan PDF
    74LS107 Signetics Integrated Circuits Catalogue 1978/79 Scan PDF
    74LS107DC Fairchild Semiconductor Dual J-K Flip-Flop Scan PDF
    74LS107FC Fairchild Semiconductor Dual J-K Flip-Flop Scan PDF
    74LS107M Unknown TTL Data Book 1980 Scan PDF
    74LS107PC Fairchild Semiconductor Dual J-K Flip-Flop Scan PDF

    74LS107 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS107A

    Abstract: 74LS73A 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74LS73
    Text: SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the


    Original     		PDF SN54/74LS107A 74LS107A 74LS73A 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74LS73

    74LS107* pin and application

    Abstract: 74LS107A 74LS73A 74ls107a motorola 5Bp power truth table NOT gate 74 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the


    Original     		PDF SN54/74LS107A 74LS107A 74LS73A 74LS107* pin and application 74ls107a motorola 5Bp power truth table NOT gate 74 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN

    74LS107

    Abstract: DIP14-P-300-2 TC74HC107AF TC74HC107AFN TC74HC107AP
    Text: TC74HC107AP/AF/AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC107AP,TC74HC107AF,TC74HC107AFN Dual J-K Flip Flop with Clear The TC74HC107A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent


    Original     		PDF TC74HC107AP/AF/AFN TC74HC107AP TC74HC107AF TC74HC107AFN TC74HC107A 74LS107 DIP14-P-300-2 TC74HC107AFN

    k2645

    Abstract: k4005 U664B mosfet k4005 MB8719 transistor mosfet k4004 SN16880N stk5392 STR451 BC417
    Text: 1 BHIAB Electronics Du som söker besvärliga IC & transistorer, börja Ditt sökande hos oss – vi har fler typer på lager än man rimlingen kan begära av ett företag Denna utgåva visar lagerartiklar men tyvärr saknas priser och viss information Men uppdatering sker kontinuerligt


    Original     		PDF MK135 MK136 MK137 MK138 MK139 MK140 Mk142 MK145 MK155 157kr k2645 k4005 U664B mosfet k4005 MB8719 transistor mosfet k4004 SN16880N stk5392 STR451 BC417

    74LS107A

    Abstract: No abstract text available
    Text: M MOTOROLA SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the


    OCR Scan     		PDF SN54/74LS107A SN54/74LS73A 74LS107A

    74LS107n

    Abstract: 74107PC IC 74LS107
    Text: 107 CONNECTION DIAGRAM P IN O U T A oft 54/74107 O ' 54LS/74LS107^ n o r D UAL JK FLIP-FLO P With Separate Clears and Clocks Ji ^ DESCRIPTION— T he '107 dual J K master/slave flip-flops have a separate clo ck for each flip-flop. Inputs to the master section are controlled by the


    OCR Scan     		PDF 54LS/74LS107^ 54/74LS CLS107) 74LS107n 74107PC IC 74LS107

    Untitled

    Abstract: No abstract text available
    Text: 107 AVG Semiconductors_ DDiT Technical Data 74LS107A DV74ALS107 Dual JK Negative Edge-Triggered Flip-Flop N Suffix Plastic DIP AVG-001Case The 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initialized by the HIGH-toLOW transition of the clock. A LOW signal on Clear input overrides the


    OCR Scan     		PDF DV74LS107A DV74ALS107 AVG-001Case 74LS107A AVG-002 1-800-AVG-SEMI DV74LS107A, LS107A ALS107

    IC 74107

    Abstract: IC 74LS107 74LS107 LS107
    Text: Signelics 74107, LS107 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION transferred to the slave on the H IG H -toLO W Clock transition. For these devices TYPICAL f MAX TYPICAL SUPPLY CURRENT TOTAL 74107 20MHz 20mA 74LS107 45MHz


    OCR Scan     		PDF LS107 1N916, 1N3064, 500ns 500ns IC 74107 IC 74LS107 74LS107 LS107

    jk flipflop

    Abstract: DN74LS107 MA161
    Text: I LS TTL DN74LS Series 74LS107 D N 74LS107 Dual J-K Flip-Flops with Reset P-1 • Description 74LS107 contains two negative-edge triggered J-K flip­ flop circuits, each with independent clock-CP, J, K, and direct-coupled reset input terminals. ■ Features


    OCR Scan     		PDF DN74LS DN74LS107 DN74LS107 14-pin SO-14D) MA161. jk flipflop MA161

    74LS183

    Abstract: 74LS275 74LS97 74LS04 74LS00 74ls series 74LS356 74LS93 74LS396 74LS55
    Text: CM O S/BiCM O S Gate Array • LZ93/LZ95/LZ96/LZ97 Series 74LS Series Macro Cell Libraries LZ93/LZ95/LZ96/LZ97 Series Model No. Model No. Model No. Model No. Model No. Model No. Model No. 74LS00 74LS51 74LS107 74LS158 74LS193 74LS261 74LS364 74LS02 74LS54


    OCR Scan     		PDF LZ93/LZ95/LZ96/LZ97 74LS00 74LS02 74LS04 74LS08 74LS10 74LS11 74LS20 74LS21 74LS183 74LS275 74LS97 74ls series 74LS356 74LS93 74LS396 74LS55

    LS 107

    Abstract: 74LS107P
    Text: I NATIONAL SEMICOND { L O G I O 05E D | b S D H E S 107 DDb370G 7^ 5 | t/1-07-07 C O N N E C T IO N D IA G R A M P IN O U T A 54/74107 54LS/74LS107 DUAL JK FLIP-FLOP With Separate Clears and Clocks D E S C R IP T I O N — T he '107 dual J K master/slave flip-flops have a separate


    OCR Scan     		PDF DDb370G 54LS/74LS107 t/1-07-07 D0b37 54/74LS CLS107) //07-3X LS 107 74LS107P

    M74LS107AP

    Abstract: 74LS107AP M74LS73AP 20-PIN 74ls107a 74LS107* pin and application
    Text: M IT S U B IS H I LSTTLs 74LS107AP DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS W ITH RESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS107A P conta in in g 2 J -K is a sem ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits


    OCR Scan     		PDF M74LS107AP M74LS107AP b2LHfl27 0013Sbl 74LS107AP M74LS73AP 20-PIN 74ls107a 74LS107* pin and application

    Untitled

    Abstract: No abstract text available
    Text: g MOTOROLA SN54/74LS107A D E S C R I P T I O N — The S N 5 4 L S /7 4 L S 1 0 7 A is a D ual J K Ftip-Flop w ith individ u al J , K, D irect C lear and C lock Putse inputs. O utput changes are initiated by th e HIGH -to-LO W transition of the clock. A L O W signal on CD


    OCR Scan     		PDF SN54/74LS107A

    74ls107a

    Abstract: 74ls107 DV74ALS107
    Text: DDiT Semiconductors Technical Data 74LS107A DV74ALS107 Dual JK Negative Edge-Triggered Flip-Flop N Suffix Plastic DIP AVG-001Case The 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initialized by the HIGH-toLOW transition of the clock. A LOW signal on Clear input overrides the


    OCR Scan     		PDF 74LS107A DV74LS107 DV74ALS107 AVG-001 AVG-002 500i2 1-800-AVG-SEMI DV74LS107A, DV74ALS107 O1011a 74ls107

    74LS107AP

    Abstract: 74LS107* pin and application
    Text: MITSUBISHI LSTTLs 74LS107AP DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH RESET DESCRIPTION PIN CONFIGURATION TOP VIEW The M 74LS107AP is a semiconductor integrated circuit containing 2 J-K negative edge-triggered flip -flo p circuits w ith discrete terminals fo r clock input T, J and K inputs


    OCR Scan     		PDF M74LS107AP 74LS107AP b2LHfl27 0013Sbl 74LS107* pin and application

    74107PC

    Abstract: 74ls107 74LS107DC 74107 pin diagram 54LS107DM LS107 54107DM 54107FM 74107DC 74107FC
    Text: 107 C O N N E C T IO N D IA G R A M P IN O U T A 54/74107 '54LS /74LS 107 e> DUAL JK FLIP-FLOP With Separate Clears and Clocks D E S C R IP T IO N — T h e '107 d u a l J K m aster/slave flip -flo p s have a separate c lo c k fo r each flip -flo p . In p u ts to th e m aster se ctio n are c o n tro lle d b y the


    OCR Scan     		PDF 54LS/74LS107 54/74LS CLS107) 74107PC 74ls107 74LS107DC 74107 pin diagram 54LS107DM LS107 54107DM 54107FM 74107DC 74107FC

    Untitled

    Abstract: No abstract text available
    Text: 5QE D 44^503 G01341Q 5 HITACHI/ L0GIC/ARRAYS/MÉÎ1 0 H IT A C H I S e p t e m b e r , 1985 CMOS GATE ARRAYS i HD61 SERIES DESIGNER'S MANUAL AND PRODUCT SPECIFICATION HITACHI/ LOGIC/ARR'A YS/MEM SQE D • 4 4TLS03 0G13411 4 T -42-11-09 CMOS GATE ARRAYS HD61 SERIES


    OCR Scan     		PDF G01341Q 4TLS03 0G13411 HD14070B 1407IB HD14556B HD14558B HD14560B HD14562B HD14072B

    MH1SS1

    Abstract: TESLA mh 7400 MH 7404 mh 7400 tesla cdb 838 tda 7851 L 741PC TDB0124DP tda 4100 TDA 7851 A
    Text: m ö lk ^ o e le l-c te n a n il-c Information Applikation RGW Typenübersicht Vergleich Teil 2: RGW M iM U Z A U l KÉD lnrüÖC=SraO Information Applikation HEFT 50 RGW Typenübersicht + Vergleich Teil 2: RGW wob Halbleiterwerk Frankfurt /oder bt r iab im v«b kombinat mikrootektronik


    OCR Scan     		PDF

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107

    C350AVB

    Abstract: full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder
    Text: FUJITSU MICROELECTRONICS F U JIT S U wmmm 7flC D B 37MT7bH □D03c]4b 3 • JZ CMOS Gate Array GENERAL INFORMATION The Fujitsu CM O S gate array fam ily consists of tw en tyeight device types which are fabricated w ith advanced silicon gate CMOS technology. And more than 14 devices


    OCR Scan     		PDF 37MT7bH 74LS175 74LS181 74LS183 74LS190 74LS191 74LS192 74LS193 74LS194A 74LS195A C350AVB full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    EATON CM20A

    Abstract: A5 GNE mosfet Hall sensor 44e 402 2N8491 FTG 1087 S TRIAC BCR 10km FEB3T smd transistor marking 352a sharp EIA 577 sharp color tv schematic diagram MP-130 M mh-ce 10268
    Text: Table of Contents N E W A R K E L E C T R O N IC S “Where serving you begins even before you call” Newark Electronics is a UNIQUE broadline distributor of electronic components, dedicated to provid­ ing complete service, fast delivery and in-depth inventory. Our main


    OCR Scan     		PDF

    74LS107

    Abstract: DIP14-P-300-2 TC74HC107AF TC74HC107AFN TC74HC107AP
    Text: TO SH IBA TC74HC107AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC107AP, TC74HC107AF, TC74HC107AFN DUAL J - K Note The JEDEC SOP (FN) is not available in Japan FLIP FLOP WITH CLEAR The TC74HC107A is a high speed CMOS DUAL J - K FLIP


    OCR Scan     		PDF TC74HC107AP/AF/AFN TC74HC107AP, TC74HC107AF, TC74HC107AFN TC74HC107A 74LS107 DIP14-P-300-2 TC74HC107AF TC74HC107AFN TC74HC107AP

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF