Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7400SERIES Search Results

    7400SERIES Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    barcode reader using avr

    Abstract: KEYPAD 4 X 4 verilog KEYPAD verilog rfid reader v6.0 cpld kit verilog keypad scanner cpld keypad encoder schematic ATDS1500PC programmable slew rate control IO
    Text: Programmable Logic and Systems EPLD Family Overview Density 5 V – ATF15xxAS CPLD 3.3 V – ATF15xxASV SPLD ATF22V10C, LVC ATF16V8B/C, LVC ATF750C/LVC Decoders, Glue Logic, can be used to replace a few 7400series TTL 1.8 V – ATF15xxBE State machines, Timing, Control,


    Original     		PDF ATF15xxAS ATF15xxASV ATF22V10C, ATF16V8B/C, ATF750C/LVC 7400series ATF15xxBE ATF15xxBE 32-bit barcode reader using avr KEYPAD 4 X 4 verilog KEYPAD verilog rfid reader v6.0 cpld kit verilog keypad scanner cpld keypad encoder schematic ATDS1500PC programmable slew rate control IO

    transistor cms 6BW

    Abstract: g2v2 relay 4 digit 7 segment calculator lcd display pin BIT 31936 g2v2 transistor 5bw A7102A 6BW 87 automatic dialer sd 7402
    Text: DEFINITY Enterprise Communications Server and System 75 and System 85 Terminals and Adjuncts Reference 555-015-201 Comcode 108603994 Issue 11 December 1999 Copyright  1999, Lucent Technologies All Rights Reserved Printed in USA Notice Every effort was made to ensure that the information in this book was


    Original     		PDF 8510T 8520T 8520T transistor cms 6BW g2v2 relay 4 digit 7 segment calculator lcd display pin BIT 31936 g2v2 transistor 5bw A7102A 6BW 87 automatic dialer sd 7402

    LS7400

    Abstract: internal structure 74LS00 nand gate 7404 ic draw pin configuration of ic 7404 D flip-flop 74175 pin data sheet 7404 inverter spice amd386 cdi schematics pcb 7400 spice model 74ls00
    Text: Schematic Entry User Manual August 1994 090-0602-001 Data I/O has made every attempt to ensure that the information in this document is accurate and complete. Data I/O assumes no liability for errors, or for any incidental, consequential, indirect or special damages, including, without limitation, loss of use,


    Original     		PDF 881-ture LS7400 internal structure 74LS00 nand gate 7404 ic draw pin configuration of ic 7404 D flip-flop 74175 pin data sheet 7404 inverter spice amd386 cdi schematics pcb 7400 spice model 74ls00

    c341 transistor

    Abstract: 7C341 diode c341 CY7C341 84-PIN C341
    Text: 41 CY7C341 192-Macrocell MAX EPLD Features • • • • • • 192 macrocells in 12 LABs 8 dedicated inputs, 64 bidirectional I/O pin 0.8-micron double-metal CMOS EPROM technology Programmable interconnect array 384 expander product terms Available in 84-pin HLCC, PLCC, and PGA packages


    Original     		PDF CY7C341 192-Macrocell 84-pin CY7C341 c341 transistor 7C341 diode c341 C341

    TL494 car charger schematic diagram

    Abstract: samsung galaxy s2 controller for PWM fan tl494 1A current to 0-5v voltage converter using LM317 SMD LD33 capacitor huang 2200uF 35V uc3843 flyback supply opto-coupler SMD MOSFET DRIVE 4606 schematic lcd inverter samsung sine wave inverter tl494 circuit diagram
    Text: Micrel Semiconductor 1997 Databook 1 _ General Information 2 _ Computer Peripherals 3 _ Low-Dropout Linear Voltage Regulators 4 _ Switch-Mode Voltage Regulators 5 _ MOSFET Drivers 6 _


    Original     		PDF accurat49565 TL494 car charger schematic diagram samsung galaxy s2 controller for PWM fan tl494 1A current to 0-5v voltage converter using LM317 SMD LD33 capacitor huang 2200uF 35V uc3843 flyback supply opto-coupler SMD MOSFET DRIVE 4606 schematic lcd inverter samsung sine wave inverter tl494 circuit diagram

    asynchronous fifo vhdl

    Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024
    Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: info@quicklogic.com


    Original     		PDF

    100-PIN

    Abstract: CY7C346 ULTRA37000TM
    Text: USE ULTRA37000TM FOR ALL NEW DESIGNS CY7C346 128-Macrocell MAX EPLD Features The 128 macrocells in the CY7C346 are divided into eight LABs, 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each


    Original     		PDF ULTRA37000TM CY7C346 128-Macrocell CY7C346 84-pin 100-pin

    ix 2933

    Abstract: transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100
    Text: QuickWorks User's Guide with SpDE™ Reference June 1996 Copyright Information Copyright 1991-1996 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation.


    Original     		PDF Win32s, ix 2933 transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100

    FUNCTIONAL DIAGRAM OF 7400

    Abstract: pin diagram 7400 series 7400 PIN DIAGRAM schematic diagram TMS34010 7400 series logic ICs 7400 TTL 7400 chip 7400 fan-out 7400 functional diagram TTL 7400
    Text: QAN8 Video Support Logic and VME Interface Dan Le Vasseur INTRODUCTION This application note describes how a video board based on the TMS34020 Graphics Processor was designed using a QuickLogic pASIC device to implement a complete VME slave interface and all the high-speed video


    Original     		PDF TMS34020 7400-series QL12x162PL84C) FUNCTIONAL DIAGRAM OF 7400 pin diagram 7400 series 7400 PIN DIAGRAM schematic diagram TMS34010 7400 series logic ICs 7400 TTL 7400 chip 7400 fan-out 7400 functional diagram TTL 7400

    68-PIN

    Abstract: CY7C342B ULTRA37000TM CY7C342B-30JC
    Text: USE ULTRA37000TM FOR ALL NEW DESIGNS CY7C342B 128-Macrocell MAX EPLD Features 100% user-configurable, allowing the device to accommodate a variety of independent logic functions. • 128 macrocells in eight logic array blocks LABs The 128 macrocells in the CY7C342B are divided into eight


    Original     		PDF ULTRA37000TM CY7C342B 128-Macrocell CY7C342B 65-micron 68-pin CY7C342B-30JC

    31-oq

    Abstract: 7C342-25 CY7C342-35HMB 7C342-35 CY7C342 CY7C342B OQ11
    Text: CY7C342 CY7C342B rif CYPRESS 128-Macrocell M AX EPLD Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C342


    OCR Scan     		PDF CY7C342 CY7C342B 128-Macrocell CY7C342) 65-micron CY7C342B) 68-pin CY7C342/CY7C342B CY7C342/ CY7C342B 31-oq 7C342-25 CY7C342-35HMB 7C342-35 OQ11

    7400series

    Abstract: cmos logic 7400 series 7400 family TTL 7400-series EPM5016
    Text: The Complete Industry-Standard Programm able Logic Family MAX 5000 EPLDs 384 EPM5192 tpp = 25 ns - C/> 0> .c o 3 08 EPM5128 tpp —25 ns 256 CO Q. A EPM5130 tpp —25 ns O / ca> D EPM5064, tPD = 25 ns 128 ▲ EPM5032, tPD = 15 ns 64 ▲ EPM5016, tPD = 15 ns


    OCR Scan     		PDF EPM5192 EPM5128 EPM5130 EPM5064, EPM5032, EPM5016, 20-pin 100-pin 500-gate 7400series cmos logic 7400 series 7400 family TTL 7400-series EPM5016

    D5032

    Abstract: IC TTL 7400 free J1810 Altera LP5 PLDS-ENCORE plej5128
    Text: PLDS-ENCORE MAX+PLUS, A+PLUS & SAM+PLUS Programmable Logic Development System Data Sheet September 1991, ver. 2 Contents □ □ □ □ □ General Description P L S -M A X — M A X + P L U S P ro g ra m m ab le Logic Softw are P L S - S U P R E M E — A + P L U S P ro g ra m m a b le L ogic Softw are


    OCR Scan     		PDF J1810 J5064 PLED910 486-based D5032 IC TTL 7400 free Altera LP5 PLDS-ENCORE plej5128

    J-Lead, QFP ceramic

    Abstract: IC 7400 SERIES book EPM 5192
    Text: M A X 5000 Programmable Logic Device Family March 1995, ver. 2 Features. D a ta she et • ■ ■ ■ ■ ■ ■ Advanced M ultiple Array M atrix MAX 5000 architecture com bining speed and ease-of-use of PAL devices w ith density of program m able gate arrays


    OCR Scan     		PDF 28-pin 100-pin 10-ns 125-MHz J-Lead, QFP ceramic IC 7400 SERIES book EPM 5192

    74x175

    Abstract: No abstract text available
    Text: M/C2563A MIC2563A Dual Slot PCMCIA/CardBus Power Controller •v? Preliminary Information General Description Applications The MIC2563A Dual Slot PCMCIA Personal Computer Memory Card International Association and CardBus Power Controller handles all PC Card slot power supply pins, both


    OCR Scan     		PDF M/C2563A MIC2563A MIC2563A 250mA 20-Lead 28-Lead 74x175

    7486 XOR gate

    Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
    Text: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier­


    OCR Scan     		PDF

    c3415

    Abstract: cy7c341-30jc CY7C341
    Text: CY7C341 y CYPRESS Features • • • • • • 192 macrocells in 12 LABs 8 dedicated inputs, 64 bidirectional I/O pin 0.8-micron double-metal CMOS EPROM technology Programmable interconnect array 384 expander product terms Available in 84-pin HLCC, PLCC, and PGA packages


    OCR Scan     		PDF CY7C341 192-Macrocell 84-pin CY7C341 c3415 cy7c341-30jc

    EPM5130

    Abstract: EPM5016
    Text: E P M 5016 to E P M 5192 E PLD s High-Speed, High-Density MAX 5000 Devices Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ Complete family of CMOS EPLDs solves design tasks ranging from fast 20-pin address decoders to 100-pin LSI custom peripherals.


    OCR Scan     		PDF 20-pin 100-pin 15-ns EPM5130 EPM5016

    Untitled

    Abstract: No abstract text available
    Text: EPM5192 EPLD p 0 3 tlirG S -I □ □ □ □ General _ . 192 macrocells for easy replacement of over 100 TTL devices and for integration of complete logic boards into a single package 384 shareable expander product terms that offer flexibility for register


    OCR Scan     		PDF EPM5192 84-pin 100-pin

    programming manual EPLD EPS448

    Abstract: Altera EPM5128 EPM7064-12 leap u1 EP-900910 PLE3-12a tcl tv circuit altera eplds EP610 "pin compatible" ALTERA MAX 5000
    Text: Data Book TENTH ANNIVERSARY A Decade of Leadership A u g u s t 1993 Data Book August 1993 A-DB-0793-01 Altera, MAX, and M A X+PLUS are registered trademarks of Altera Corporation. The following, among others, are trademarks of Altera Corporation: AHDL, M AX+PLUS II, PL-ASAP2, PLDS-HPS, PLS-ADV, PLS-ES, PLS-FLEX8, PLS-FLEX8/H P, PLS-FLEX8/SN , PLS-HPS, PLS-STD, PLS-W S/H P,


    OCR Scan     		PDF -DB-0793-01 EP330, EP610, EP610A, EP610T, EP910, EP910A, EP910T, EP1810, EP1810T, programming manual EPLD EPS448 Altera EPM5128 EPM7064-12 leap u1 EP-900910 PLE3-12a tcl tv circuit altera eplds EP610 "pin compatible" ALTERA MAX 5000

    342-35HM

    Abstract: No abstract text available
    Text: CY7C342 CYPRESS SEMICONDUCTOR Features 128-Macrocell MAX EPLDs M A X architecture is 100% u ser configur­ able, allowing the devices to accom m o­ d a te a variety o f in d ependent logic func­ tions. • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional


    OCR Scan     		PDF CY7C342 128-Macrocell CY7C342 7400-series 20-pin 7C342 68-pin 342-35HM

    C3424

    Abstract: 68-PIN 7C342-30 7C342-35 CY7C342 CY7C342B C3422 CY7C342-30HC CY7C342B-30RMB 30RM
    Text: CY7C342 CY7C342B CYPRESS 128-Macrocell MAX EPLD Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C342


    OCR Scan     		PDF CY7C342 CY7C342B 128-Macrocell CY7C342) 65-micron CY7C342B) 68-pin CY7C342/CY7C342B CY7C342/ C3424 7C342-30 7C342-35 C3422 CY7C342-30HC CY7C342B-30RMB 30RM

    Altera EPM5128

    Abstract: WKX 62 EPM5016 epm5130 pinouts for 7400 series EPM5064 EPM5192 program EPM5032 EPM5128 PACKAGING PLDS-MAX
    Text: EPM5016 to EPM5192 EPLDs High-Speed, High-Density MAX 5000 Devices Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ Complete family of CMOS EPLDs solves design tasks ranging from fast 20-pin address decoders to 100-pin LSI custom peripherals.


    OCR Scan     		PDF EPM5016 EPM5192 20-pin 100-pin 15-ns Altera EPM5128 WKX 62 epm5130 pinouts for 7400 series EPM5064 program EPM5032 EPM5128 PACKAGING PLDS-MAX

    7C342C

    Abstract: No abstract text available
    Text: CY7C342 CY7C342B CYPRESS 128-Macrocell MAX EPLD Features F unctional D escrip tion • The CY7C342/CY7C342B is an Erasable P rogram m able Logic Device E P L D in which CM O S E P R O M cells are used to configure logic functions w ithin the device. T he M AX architecture is 100% user confi­


    OCR Scan     		PDF CY7C342) 65-micron CY7C342B) 68-pin CY7C342 CY7C342B 128-Macrocell 7C342/CY7C342B 7400-series 7C342C