Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54S11 Search Results

    54S11 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    10136654-S112LF Amphenol Communications Solutions Minitek® Pwr 3.0 Connector System, Wire to Board, Minitek Pwr 3.0 Header, Single row, Right-Angle, Through hole, 9 Positions, Position Polarized, Non Glow Wire Compatible. Visit Amphenol Communications Solutions
    SNJ54S112J Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125 Visit Texas Instruments Buy
    SNJ54S112FK Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 20-LCCC -55 to 125 Visit Texas Instruments Buy
    SNJ54S112W Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CFP -55 to 125 Visit Texas Instruments Buy
    SN54S112J Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125 Visit Texas Instruments
    SF Impression Pixel

    54S11 Price and Stock

    Rochester Electronics LLC 54S112DM

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 54S112DM Bulk 460
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.65
    • 10000 $0.65
    		Buy Now

    Rochester Electronics LLC SNJ54S112J

    54S112 DUAL J-K NEGATIVE-EDGE-TR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54S112J Bulk 27
    • 1 -
    • 10 -
    • 100 $11.4
    • 1000 $11.4
    • 10000 $11.4
    		Buy Now

    Texas Instruments SNJ54S112FK

    DUAL J-K NEGATIVE-EDGE-TRIGGERED
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54S112FK Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Amphenol Communications Solutions 10136654-S112LF

    CONN PWR3.0 RA HEADER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 10136654-S112LF Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Newark 10136654-S112LF Bulk 2,730
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.41
    • 10000 $0.41
    		Buy Now

    Amphenol Corporation 10136654-S112LF

    Power to the Board MINITEK PWR3.0 RA HEADER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 10136654-S112LF
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more 54S11 price and stock on Findchips.com

    54S11 Datasheets (18)

    Part ECAD Model Manufacturer Description Curated Type PDF
    54S11 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54S11 Unknown TRIPLE 3-INPUT AND GATE Scan PDF
    54S112 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54S112DM Fairchild Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    54S112FM Fairchild Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    54S113 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54S113 Signetics Dual J-K Edge-Triggered Flip-Flop Scan PDF
    54S113/BCA Signetics Dual J-K Edge-Triggered Flip-Flop Scan PDF
    54S113/BDA Signetics Dual J-K Edge-Triggered Flip-Flop Scan PDF
    54S113DM Fairchild Semiconductor Dual JK Edge Triggered Flip-Flop Scan PDF
    54S113FM Fairchild Semiconductor Dual JK Edge Triggered Flip-Flop Scan PDF
    54S114 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54S114DM Fairchild Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    54S114FM Fairchild Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    54S11DM Fairchild Semiconductor TRIPLE 3-INPUT AND GATE Scan PDF
    54S11DM Unknown TRIPLE 3-INPUT AND GATE Scan PDF
    54S11FM Fairchild Semiconductor TRIPLE 3-INPUT AND GATE Scan PDF
    54S11FM Unknown TRIPLE 3-INPUT AND GATE Scan PDF

    54S11 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: INCH-POUND MIL-M-38510/80E 10 August 2005 SUPERSEDING MIL-M-38510/80D 8 December 1987 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, AND GATES, MONOLITHIC SILICON Inactive for new design after 23 August 1996. This specification is approved for use by all Departments


    Original     		PDF MIL-M-38510/80E MIL-M-38510/80D MIL-M-38510/80E

    Untitled

    Abstract: No abstract text available
    Text: LS73 LS76 LS107 LS112 Dual J-K Negative-Edge-Triggered Flip-Flops LS113 •Pin-for-Pin and functional equivalents to 5473, 5476, 54107, 54S112, 54S113 PIN-OUT DIAGRAMS DESCRIPTION These monolithic dual J-K flip-flops feature individual J, K, clock, and asynchronous preset and clear inputs to each


    OCR Scan     		PDF LS107 LS112 LS113 54S112, 54S113

    74S114

    Abstract: ScansUX1001
    Text: FAIRCHILD SUPER HIGH SPEED TTL/SSI . 9S114/54S114, 74S114 DUAL JK EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — The 9S114/54S114, 74S114 o ffe r common clock and common clear inputs and individual J, K, and preset inputs. These m on o lith ic dual flip -flop s are designed so th a t when the clock goes HIG H , the inputs are enabled and data w ill be accepted. The logic


    OCR Scan     		PDF 9S114/54S114, 74S114 ScansUX1001

    54S112

    Abstract: totempole d2302
    Text: Signetics 54S 112 Flip-Flop Dual J-K Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54S112 is a dual J-K negative edge-triggered flip-flop featuring individu­ al J, K, Clock, Set and Reset inputs. The Set 5d and Reset (RD) inputs, when Low,


    OCR Scan     		PDF 54S112 54S112 54SXXX 500ns 1N916 1N3064, totempole d2302

    54ls10

    Abstract: No abstract text available
    Text: Signetics I 54LS10, 54S10, 54S11 Gates Triple Three-Input NAND ’10 , AND (’11) Gates Military Logic Products H FUNCTION TABLE ORDERING INFORMATION INPUTS Product Specification DESCRIPTION OUTPUTS A B C Y(’10) Y('11) L L L L H H H H L L H H L L H H L


    OCR Scan     		PDF 54LS10, 54S10, 54S11 54LS10/BCA, 54S10/BCA, 54S11/BCA 54LS10/BDA, 54S10/BDA, 54S11/BDA 54LS10/B2A 54ls10

    SN54LS114A

    Abstract: SN54S114 SN74 SN74LS114A SN74S114A LS114
    Text: SN54LS114A, 54S114, SN74LS114A, SN74S114A DUAL J K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET. COMMON CLEAR, AND COMMON CLOCK MARCH 1973 —R EV ISED MARCH 1988 SN 54LS114A . SN 54S114 SN 74LS114A . SN 74S114A • Fully Buffered to Offer Maximum Isolation


    OCR Scan     		PDF SN54LS114A, SN54S114, SN74LS114A, SN74S114A SN54S114. SN54LS114A SN54S114 SN74 SN74LS114A LS114

    74S112

    Abstract: 54S112 ScansUX1001
    Text: FAIRCHILD SUPER HIGH SPEED TTL/SSI • 9S112/54S112, 74S112 DUAL JK EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — The 9S112/54S 112, 74S112 dual J K flip -flo p s feature individual J, K, clock, and asynchronous preset and clear inputs to each flip -flo p . When the clock goes H IG H , the inputs are enabled and data w ill be accepted. The logic level o f the J and K inputs may be


    OCR Scan     		PDF 9S112/54S112, 74S112 54S112 ScansUX1001

    74S113

    Abstract: ScansUX1001
    Text: FAIRCHILD SUPER HIGH SPEED TTL/SSI • 9S113/54S113, 74S113 DUAL JK EDGE-TRIGGERED FLIP-FLOP D E S C R IP T IO N — T he 9 S 1 13 /5 4 S 1 13, 7 4 S 1 13 o ffe r in d iv id u a l J, K , preset, and c lo c k in p u ts. These m o n o lith ic dual flip -flo p s are designed so


    OCR Scan     		PDF 9S113/54S113, 74S113 ScansUX1001

    LS107

    Abstract: LS112 LS76 LS113 54S112 54S113 LS73 raytheon 74
    Text: LS73 LS76 LS107 LS112 Dual J-K Negative-Edge-Triggered Flip-Flops _ LS113 •Pin-for-Pin and functional equivalents to 5473, 5476, 54107, 54S112, 54S113 P IN -O U T D IA G R A M S DESCRIPTION Th e se m o n o lith ic dual J -K flip -flo p s fe a tu re in d iv id u a l J, K ,


    OCR Scan     		PDF LS107 LS112 LS113 54S112, 54S113 LS112 125-C LS76 LS113 54S112 LS73 raytheon 74

    Untitled

    Abstract: No abstract text available
    Text: SN54LS114A, 54S114, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET. COMMON CLEAR, AND COMMON CLOCK M A R C H 1973 — R E V ISE D M A R C H 1988 Fully Buffered to Offer Maximum Isolation from External Disturbance SN 54LS114A . SN 54S114


    OCR Scan     		PDF SN54LS114A, SN54S114, SN74LS114A, SN74S114A 54LS114A 54S114 74LS114A 74S114A

    64LS11

    Abstract: 74LS11M
    Text: SN54LS11, 54S11, SN74LS11, SN74S11 TRIPLE 3 INPUT POSITIVE AND GATES APRIL 1 9 8 5 - R E V I S E D M A R C H 1 9B 8 • • Package Options Include Plastic "Sm all O utline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs


    OCR Scan     		PDF SN54LS11, SN54S11, SN74LS11, SN74S11 54LS11, SN74S11 64LS11 74LS11M

    dy 255

    Abstract: 74s405 H R C M F 2J 225 Fairchild 9960 nixie driver 9614 line driver ci 8602 gn block diagram FJH211 Fairchild msi cul9960 variable frequency circuit diagram using IC 555
    Text: IN THE, BOSTON - 6 17- 4 4 * A SUBSIDiA) ./ OF DUCOMMUN INCORPOfiATED S, MASS vw . JU N E 1 97 S Fairchild Semiconductor TTL Data Book Contents And Section Selector If you know the correct 5400, 7400, 9300 or 9600 device type number, find the correct page in the


    OCR Scan     		PDF

    200N1

    Abstract: 1N3064
    Text: MIL-M-38510/80D 8 D E C E M B E R 1987 s u Pe r s ë d i n S MIL-M-38510/80C 21 N o v e m b e r 19 8 5 Q u a l i f i c a t i o n r e q u i r e m e n t s ar e ! r e m o v e d f o r d e v i c e t y p e s 02, I 04. Se e Sc o p e . _ 1 MICROCIRCUITS,


    OCR Scan     		PDF MIL-M-38510/80D MIL-M-38510/80C L-M-38510/80D 200N1 1N3064

    74s112n

    Abstract: 54S112 74S112
    Text: I R C H I L D S E M I C O N D U C T O R TM DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description sition tim e of th e negative going edge o f the clock pulse. Data on the J and K inputs can be changed w hile the clock


    OCR Scan     		PDF DM74S112 74s112n 54S112 74S112

    Untitled

    Abstract: No abstract text available
    Text: SN54LS114A. 54S114, SN74LS114A, SN74S114A DUAL J K NEGATIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK _ MARCH 1973 —REVISED MARCH 1988 • Fully B u ffe re d to O ffe r M a x im u m Isolation


    OCR Scan     		PDF SN54LS114A. SN54S114, SN74LS114A, SN74S114A 54S114 74LS114A 74S114A

    74s188 programming

    Abstract: 74S471 N82S06 74S470 dip18 package str 52100 MARKING CODE N-CHANNEL MOS FIELD EFFECT TRANSISTOR 74S472 PROM PROGRAMMING 8080a 74S287 programming instructions
    Text: The E ngineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Memory Data Book y for \ T exas In Design Engineers s t r u m e n t s >le of Contents • Alphanumeric Index • GENERAL INFORMATION Selection Guides • Glossary INTERCHANGEABILITY GUIDE


    OCR Scan     		PDF 38510/MACH MIL-M-38510 74s188 programming 74S471 N82S06 74S470 dip18 package str 52100 MARKING CODE N-CHANNEL MOS FIELD EFFECT TRANSISTOR 74S472 PROM PROGRAMMING 8080a 74S287 programming instructions

    itt 7441

    Abstract: transistor fcs 9012 7446 BCD to 7-segment Fairchild dtl catalog Truth Table 74192 7400 quad 2-input NAND gate truth-table 7449 BCD to 7-segment 7483 truth table Motorola Diode 54H01 semiconductors cross reference
    Text: TTL DATA BOOK Fairchild Semiconductor TTL Data Book Contents And Section Selector If you know the correct 5400, 7400, 9300 or 9600 device type number, find the correct page in the Numerical Index. If you are trying to choose the best device for your application, consult the


    OCR Scan     		PDF APP-161 1-of-16 12-lnput itt 7441 transistor fcs 9012 7446 BCD to 7-segment Fairchild dtl catalog Truth Table 74192 7400 quad 2-input NAND gate truth-table 7449 BCD to 7-segment 7483 truth table Motorola Diode 54H01 semiconductors cross reference

    SN74ALS123

    Abstract: SN7401 74LS424 54175 SN74298 SN74265 SN74LS630 SN74LS69 National Semiconductor Linear Data Book Transistor AF 138
    Text: INDEX • FUNCTIONAL SELECTION GUIDE • NUMERICAL FUNCTION INTERCHANGEABILITY GUIDE GENERAL INFORMATION AND EXPLANATION OF NEW LOGIC SYMBOLS ORDERING INSTRUCTIONS AND MECHANICAL DATA 54/74 SERIES OF COMPATIBLE TTL CIRCUITS • PIN OUT DIAGRAMS 54/74 FAMILY SSI CIRCUITS


    OCR Scan     		PDF MIL-M-38510 SN74ALS123 SN7401 74LS424 54175 SN74298 SN74265 SN74LS630 SN74LS69 National Semiconductor Linear Data Book Transistor AF 138

    SN7449

    Abstract: 54175 SN7401 74L42 SN7437 SN74S40
    Text: Ordering Instructions and Mechanical Data INTEGRATED CIRCUITS MECHANICAL DATA ORDERING INSTRUCTIONS Electrical characteristics presented in this catalog, unless otherwise noted, apply for circuit type s listed in the page heading regardless of package. Except for diode arrays, ECL, and MOS devices, the availability of a circuit function in a


    OCR Scan     		PDF SN15312 SN15325, SN15370 SN7449 54175 SN7401 74L42 SN7437 SN74S40

    bipolar PROM

    Abstract: plhs18p8 S4LS04 82HS641 PLHS18 54175 82s137a 82S191 68172 54F04
    Text: Signetics I Alphanumeric I Index Military Products H LM119 LM124 LM139 Vol. 1 17 Dual Voltage Comparator Vol.2 22 26 26 Low Power Quad Op Amp LM139A Qual Voltage Comparator Qual Voltage Comparator PLC18V8Z Zero Standby Power Universal PAL -Type Device PLC415


    OCR Scan     		PDF LM119 LM124 LM139 LM139A PLC18V8Z PLC415 PLHS18P8A PLHS473 PLHS501 PLS105 bipolar PROM plhs18p8 S4LS04 82HS641 PLHS18 54175 82s137a 82S191 68172 54F04

    74s113a

    Abstract: SN74LS113 74ls113a
    Text: SN54LS113A, 54S113, SN74LS113A, SN74S113A DUAL J K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET D2661, APRIL 1982 - REVISEO MARCH 1988 Fully Buffered to Offer Maximum Isolation from External Disturbance S N 5 4 L S 1 1 3 A , S N 5 4 S 1 1 3 . . . J OR W P A C K A G E


    OCR Scan     		PDF SN54LS113A, SN54S113, SN74LS113A, SN74S113A D2661, 74s113a SN74LS113 74ls113a

    54s112

    Abstract: 74LS112A 74S112
    Text: SN54LS112A, 54S112, SN74LS112A. SN74S112A DUAL J K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR _ Fully Buffered to Offer Maximum Isolation from External Disturbance • D 2 6 6 1 . A P R IL 1 9 8 2 - R E V I S E D M A R C H 1 9 8 8


    OCR Scan     		PDF SN54LS112A, SN54S112, SN74LS112A. SN74S112A 54S112, 54s112 74LS112A 74S112

    DM54

    Abstract: DM74 DM74S114
    Text: ÆjA Semiconductor 54S114/DM74S114 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Common Clear, Common Clock and Complementary Outputs General Description Absolute Maximum Ratings Note d T h is d e v ic e c o n ta in s tw o n e g a tiv e -e d g e -trig g e re d J-K


    OCR Scan     		PDF DM54S114/DM74S114 DM54 DM74 DM74S114

    54H11

    Abstract: LS11 SN54LS11 SN54S11 SN74H11 SN74LS11 SN74S11
    Text: TYPES SN54H11, SN54LS11, 54S11, SN74H11, SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES REV ISED APRIL 19SS Package Options Include Both Plastic and Ceram ic Chip Carriers in A ddition to Plastic and Ceram ic DIPs SN 54H 11 P A C K A G E S N 5 4 L S 1 1. S N 5 4 S 1 1 . . . J O R W P AC KA G E


    OCR Scan     		PDF SN54H11, SN54LS11, SN54S11, SN74H11, SN74LS11, SN74S11 SN54S11 54H11 LS11 SN54LS11 SN74H11 SN74LS11