Untitled
Abstract: No abstract text available
Text: H I T A C H I / LOGIC/ARRAYS/flEH ^5 4 4 ^ 5 0 3 0010b44 1 92D HD 74H C T240 # 10644 D ]~'SZ-<>7 Octal B u ffers/Line D rivers/L ine Receivers with inverted 3-state outputs PIN ARRANGEMENT The HD74HCT240 is an inverting buffer and has two active low enables (1G and 2G). Each enable independently con
|
OCR Scan
|
0010b44
HD74HCT240
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/MEM TS 44^203 00104^ 3 HD74HC356 92D 7 | 10499 D 18-to-l-line Data Selector/M ultiplexer/Register with 3-state outputs) - T - b - 7 - 2 1 - £ 7 This data selectors/multiplexers contain full on-chip binary
|
OCR Scan
|
HD74HC356
18-to-l-line
HD74HC356
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/MEU TE D E I 4 4 cit.EGB 0 0 1 0 M S 3 92D HD74HC238 5 10453 D 3-to-8-line Decoder/Demultiplexer The H D 7 4 H C 2 3 8 hat 3 binary select Inputs A, B, and C . | PIN ARRANGEM ENT If the device It enabled thete Inputs determine which one of
|
OCR Scan
|
HD74HC238
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H I T A C H I / LOGIC/ARRAYS/riEfl TE D Ê | 4 4^^5 03 0 □ 1 □ 4 01 ô |~~ 92D HD74HC155 # 10401 D T 'iû ^ - a i >55" Dual 2-to-4-line Decoders/Dem ultiplexers This circuit features dual 1-line-to-4-line dem ultiplexer with | I PIN ARRANGEMENT individual strobes and common binary-address input. When
|
OCR Scan
|
HD74HC155
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ L O G I C / A R R A Y S / M E M 12 HD74HC157 HD74HC158 B E I 4iHbaG3 0P104CI3 1 | ~ . 92D 1 04 03 D 7 ^ 7 -.2 /-£ / # Quad. 2-to-1-line Data Selectors/Multiplexers with noninverted outputs # Quad. 2-to-l-line Data Selectors/Multiplexers (with inverted outputs)
|
OCR Scan
|
HD74HC157
HD74HC158
0P104CI3
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 5QE D 44^503 G01341Q 5 HITACHI/ L0GIC/ARRAYS/MÉÎ1 0 H IT A C H I S e p t e m b e r , 1985 CMOS GATE ARRAYS i HD61 SERIES DESIGNER'S MANUAL AND PRODUCT SPECIFICATION HITACHI/ LOGIC/ARR'A YS/MEM SQE D • 4 4TLS03 0G13411 4 T -42-11-09 CMOS GATE ARRAYS HD61 SERIES
|
OCR Scan
|
G01341Q
4TLS03
0G13411
HD14070B
1407IB
HD14556B
HD14558B
HD14560B
HD14562B
HD14072B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/HEM HD74HC258 TE D eJ 4 4 ^ 2 0 3 # D01D471 92D 7 10471 D Quad.2-to-l-line Data Selectors/Multiplexers with 3-state outputs) "t* -iô”7 *• 2 , 1 - 5 / The large o u tp u t drive capability coupled w ith the 3*state feature make this device ideal fo r interfacing w ith bus lines
|
OCR Scan
|
HD74HC258
D01D471
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ L O G I C / A R R A Y S / M E M TE D Ë | 44 ciL.2a3 D D l D S l b 92D H D 74H C 375 • 3 D 10516 T-46-07-09 Quad. Bistable Latches Th is latch is ideally suited fo r use as tem porary storage fo r | PIN ARRANGEMENT binary inform ation between processing units and input/
|
OCR Scan
|
T-46-07-09
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H I T A C H I / L O G I C / A R R A Y S / N E M TE »ËJ 4 4 ^ 5 0 3 92D HD74HC09 0010320 10328 d T 'V 3 '^ / # Quad. 2-input AND Gates with open drain outputs I PIN ARRANGEMENT • FEATURES • High Speed Operatlon;-fp iy-8ns ty p . (C i.-5 0 p F ) • High O u tput C u rre n t: Fanout of 10 L S T T L Loadi
|
OCR Scan
|
HD74HC09
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/flEil T 2 Dip 4 4 ^ 5 0 3 9 2 D HD74HC540, HD74HC541 The H D 7 4 H C 5 4 0 is an inverting buffer and the H D 74H C 541 | is a non-inverting buffer. The 3-state control gate operates | % 1 0 5 3 2 GDLGSBa D 7~ 5 l ~ 0 7 Octal Buffers/Line Drivers
|
OCR Scan
|
HD74HC540,
HD74HC541
HD74HC540
44TtiED3
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ L O G I C / A R R A Y S /NEU lâ D Ê J 4 4 ^ 5 0 3 001054b 92D HD74HC592 • register feeding an 8-bit binary counter. and the counter have - individual | PIN ARRANGEMENT Both the register positive edge-triggered Expansion is easily accomplished by connecting
|
OCR Scan
|
001054b
HD74HC592
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/flEN TE D Ë | 44E L,S03 0010t,35 S | “ 92D HD74HC4543 10632 D TSH7 1BCD-to-Seven Segment L a tc h /D e c o d e r/D riv e r This circuit contains a 4 -b it latch, BCD-to-7 segment decoder, PIN ARRANGEMENT and 7 o u tput drivers. Data on the input pins flo w through to
|
OCR Scan
|
0010t
HD74HC4543
44TtiED3
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/MEtl TE HD74HCT688 # DE| 44ThED3 []QlGh74 □ 8-bit Magnitude Comparator The HD74HCT688 compirei bit for bit two 8-blt wordi «nd • PIN ARRANGEMENT Indicata whathar or not thay are equal. The P*Q output Indlcatei •quslltv when It li low, A tingi* actlva low enable
|
OCR Scan
|
HD74HCT688
44ThED3
QlGh74
HD74HCT688
44TtiE
0D1D315
T-90-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H N 2 7 V 1 0 1 A Preliminary S e r ie s 1M 128K x 8-bit OTP EPROM • DESCRIPTION The Hitachi HN27V101A is a 1-Megabit One-Time Programmable Electrically Programmable Read Only Memory organized as 131,072 x 8-bits. The HN27V101A features a low power supply voltage and low
|
OCR Scan
|
HN27V101A
32-lead
HN27C101A
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: b l E D • 4 ^ i , 2 0 3 H M 5116100 S e r i e s - 0 0 2 3 3 2 b O i l ■ H I T S HITACHI/ «-o ì i c / arrays / be * 16,777,216-w ord x 1 -b it D yn a m ic R andom A c c e s s M em ory The H itachi H M 5116100 is a CMOS dynamic RAM organized 16,777,216 words x 1 bit. It
|
OCR Scan
|
216-w
HM5116100J-6
HM5116100J-7
HM5116100J-8
400-mil
24/28-pin
CP-24DA)
HM5116100Z-6
HM51161002-7
HM5116100Z-8
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HN58V256A Series HN58V257A Series 32768-word x 8-bit Electrically Erasable and Programmable CMOS ROM HITACHI ADE-203-357C Z Rev. 3.0 May. 20,1997 Description The Hitachi HN58V256A and HN58V257A are electrically erasable and programmable ROMs organize as 32768-word x 8-bit. They have realized high speed, low power consumption and high reliability by
|
OCR Scan
|
HN58V256A
HN58V257A
32768-word
ADE-203-357C
64-byte
441b203
003442b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: b lE ]> • 44clbECI3 OOPlbSO SbT ■ H I T S HM62A2016/2017 Series T - ^ 6 - 2 .3 - 1 2 - Dual 8192-word x 20-bit Static Cache Memory H IT A C H I/ LOGIC/ARRAYS/MEM The HM62A2016/2017 is a high speed 327680-bit cache memory organized as two banks of 8192
|
OCR Scan
|
44clbECI3
HM62A2016/2017
8192-word
20-bit
HM62A2016CP-17
HM62A2016CP-20
HM62A2016CP-25
HM62A2016CP-30
HM62A2017CP-17
|
PDF
|
hitachi U19
Abstract: 1SR91 u19c
Text: ta HITACHI/ÍOPTOELECTRONICSJ • 1 D l K F a s t R e c o v e ry D io d e z U19 O N -6 2 M IN (2 .4 4 )28M IN (1.1) 6.0M AX 28M IN (1.1) (0.24) Symbol (Blue)"^ W 0 5 MAX (0.2) Cathode band □ r - T - o s - t s r V r r m : 10 0 V -4 0 0 V lF(AV) :2 .5 A
|
OCR Scan
|
44TtiE[
it200
22/iSec
hitachi U19
1SR91
u19c
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/N b7E D • 44^203 0024374 HM514800A/AL, HM51S4800A/AL Series 7 b cl ■ HITE Preliminary 524,286-Word x 8-Bit Dynamic Random Access Memory ■ DESCRIPTION ■ FEATURES The Hitachi HM514800A are CMOS dynamic RAM orga nized as 524,288-word x 8-bit. HM514800A have realized
|
OCR Scan
|
HM514800A/AL,
HM51S4800A/AL
286-Word
HM514800A
288-word
28-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/NEfI TE D E I 4M c]bED3 O d l D S i M 9 2D HD74HC682, HD74HC684, HD74HC686 # 10594 D Î^ 5 *i1 8-bit M agnitude Comparator These magnitude comparators perform comparisons o f tw o eight-bit binary or BCD words. A il types provide P*Q ou t
|
OCR Scan
|
HD74HC682,
HD74HC684,
HD74HC686
HD74HC682
HD74HC682
HD74HC684
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ LOGIC/ARRAYS/MEM 15 S Ë 1 M>nt2D3 ODlOSfl'i T | 92D HD74HC677 10 5 8 4 D T~9S-J7 16-bit A d d re ss C om parator The H D 74H C677 address comparator simplifies addressing o f memory boards and/or other peripheral devices. The four | PIN ARRANGEMENT
|
OCR Scan
|
HD74HC677
16-bit
44TtiED3
0D1D315
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HITACHI/ L O G I C / A R R A Y S/ M E M TE DËJ 4 ^ 2 0 3 OOlDbSb Q 92D HD74HC4538 10626 D #Dual Precision Retriggerable/Resettable Monostable Multivibrators PIN ARRANGEMENT Each multivibrator features both a negative. A , and a posi tive, B , transition triggered Input, either of which can be
|
OCR Scan
|
HD74HC4538
HD74HC4538
44TtiED3
0D1D315
T-90-20
|
PDF
|
HD74HC240
Abstract: No abstract text available
Text: HITACHI/ L O G I C / A R R A Y S / M E M TE DEI 4 4 ^ 2 0 3 92D 1 0 4 5 5 HD74HC240 # D O I G M S S T jj“ D Octal Buffers/Line Drivers/Line Receivers w ith inverted 3 -s ta te outputs The H D 7 4 H C 2 4 0 is an inverting buffer and has tw o active | PIN ARRANGEMENT
|
OCR Scan
|
HD74HC240
44TtiED3
0D1D315
T-90-20
HD74HC240
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H I T A C H I / L0GIC/ARRAYS/Í1EP1 TE D E I 44Tfc,2Q3 QQIOMTE 4 9 2 D 10492 HD74HC352 • Dual 4-to- 1-line Data S e lecto rs/M ultiplexers Each o f these data selectors/multiplexers contains inverters and drivers to supply fu lly complementary binary decoding
|
OCR Scan
|
44Tfc
HD74HC352
44TtiED3
0D1D315
T-90-20
|
PDF
|