Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    40ETP Search Results

    40ETP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74FCT162240ETPV Renesas Electronics Corporation 16-BIT BUFFER/LINE DRIVER Visit Renesas Electronics Corporation
    74FCT162240ETPA8 Renesas Electronics Corporation 16-BIT BUFFER/LINE DRIVER Visit Renesas Electronics Corporation
    74FCT16240ETPV8 Renesas Electronics Corporation 16-BIT BUFFER/LINE DRIVER Visit Renesas Electronics Corporation
    74FCT162240ETPF Renesas Electronics Corporation 16-BIT BUFFER/LINE DRIVER Visit Renesas Electronics Corporation
    74FCT16240ETPF Renesas Electronics Corporation 16-BIT BUFFER/LINE DRIVER Visit Renesas Electronics Corporation
    SF Impression Pixel

    40ETP Price and Stock

    Rochester Electronics LLC 74FCT162240ETPV

    IC BUFFER INVERT 5.5V 48SSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74FCT162240ETPV Bulk 9,011 833
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.36
    • 10000 $0.36
    Buy Now

    Renesas Electronics Corporation 74FCT162240ETPV

    16-BIT BUFFER/LINE DRIVER - Rail/Tube (Alt: 74FCT162240ETPV)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas 74FCT162240ETPV Tube 4 Weeks 1,002
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.34445
    Buy Now

    FAG Bearings B7040-E-T-P4S-UL

    Spindle Bearing, Open, 200mm ID, 310mm OD, 51mm Width | FAG Bearings (Schaeffler) B7040-E-T-P4S-UL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS B7040-E-T-P4S-UL Bulk 2 Weeks 1
    • 1 $11393.25
    • 10 $11042.7
    • 100 $11042.7
    • 1000 $11042.7
    • 10000 $11042.7
    Get Quote

    FAG Bearings B71940-E-T-P4S-UL

    Spindle Bearing, Open, 200mm ID, 280mm OD, 38mm Width | FAG Bearings (Schaeffler) B71940-E-T-P4S-UL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS B71940-E-T-P4S-UL Bulk 2 Weeks 1
    • 1 $5952.84
    • 10 $5952.84
    • 100 $5952.84
    • 1000 $5952.84
    • 10000 $5952.84
    Get Quote

    FAG Bearings B71940-E-T-P4S-UM

    Spindle Bearing, Open, 200mm ID, 280mm OD, 38mm Width | FAG Bearings (Schaeffler) B71940-E-T-P4S-UM
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS B71940-E-T-P4S-UM Bulk 2 Weeks 1
    • 1 $5952.84
    • 10 $5952.84
    • 100 $5952.84
    • 1000 $5952.84
    • 10000 $5952.84
    Get Quote

    40ETP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    P3S12D40ETP

    Abstract: No abstract text available
    Text: 512Mb DDR Synchronous DRAM P3S12D30/40ETP DESCRIPTION P3S12D30ETP is a 4-bank x 16,777,216-word x 8-bit, 40ETP is a 4-bank x 8,388,608-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output


    Original
    PDF 512Mb P3S12D30/40ETP P3S12D30ETP 216-word P3S12D40ETP 608-word 16-bit, P3S12D30/40ETP 200MHz,

    IS46R16160B

    Abstract: zentel is43r16160b
    Text: IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/


    Original
    PDF IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb conx16 66-pin IS46R16160B zentel is43r16160b

    Untitled

    Abstract: No abstract text available
    Text: IS43R16160 32Mx8, 16Mx16 256Mb Synchronous DRAM PRELIMINARY INFORMATION OCTOBER 2008 FEATURES: DESCRIPTION: •฀ VDD =VDDQ = 2.5V+0.2V -5, -6, -75 •฀ Double data rate architecture ; two data transfers per clock cycle. •฀ Bidirectional , data strobe (DQS) is transmitted/


    Original
    PDF IS43R16160 32Mx8, 16Mx16 256Mb

    IS43R83200B

    Abstract: 78S18 A3S56D30 IC43R16160B
    Text: IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data


    Original
    PDF IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb IS43R83200B 78S18 A3S56D30 IC43R16160B

    is43r16160b-6tli

    Abstract: is43r16160b
    Text: IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture ; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data


    Original
    PDF IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb 608-word IS/IC43R16160B 304-word is43r16160b-6tli is43r16160b

    Untitled

    Abstract: No abstract text available
    Text: IS43R16800CC 8Mx16 128Mb DDR Synchronous DRAM JUNE 2009 FEATURES: DESCRIPTION: •฀ VDD =VDDQ = 2.5V+0.2V -5, -6, -75 •฀ Double data rate architecture; two data transfers per clock cycle. •฀ Bidirectional , data strobe (DQS) is transmitted/ received with data


    Original
    PDF IS43R16800CC 8Mx16 128Mb IS43R16800CC-6TL 66-pin IS43R16800CC-5TLI IS43R16800CC-6TLI

    IS43R16800CC

    Abstract: 43R16800CC A3S56D zentel ddr sdram 128Mbit 8Mx16 40ETP
    Text: IS43R16800CC 8Mx16 128Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)


    Original
    PDF IS43R16800CC 8Mx16 128Mb IS43R16800CC-6TL 66-pin IS43R16800CC-5TLI IS43R16800CC-6TLI IS43R16800CC 43R16800CC A3S56D zentel ddr sdram 128Mbit 8Mx16 40ETP

    zentel

    Abstract: a3s56d30 IS43R16160B-6TL
    Text: IS43R83200B IS43R16160B PRELIMINARY INFORMATION JUNE 2007 FEATURES: DESCRIPTION: -Vdd=Vddq=2.5V+0.2V -6, -75 -Vdd=Vddq=2.6V+0.1V (-5) -Double data rate architecture ; two data transfers per clock cycle. -Bidirectional , data strobe(DQS) is transmitted/received


    Original
    PDF IS43R83200B IS43R16160B zentel a3s56d30 IS43R16160B-6TL

    IS43R83200B

    Abstract: IS43R16160B zentel IS46R16160B IS43R16160B-5TL
    Text: IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/


    Original
    PDF IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb IS46R16160B-6TLA1 IS46R16160B-6BLA1 IS46R83200B-6TLA1 IS43R83200B IS43R16160B zentel IS46R16160B IS43R16160B-5TL

    Untitled

    Abstract: No abstract text available
    Text: IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM AUGUST 2010 FEATURES: DESCRIPTION: •฀ VDD =VDDQ = 2.5V+0.2V -5, -6, -75 •฀ Double data rate architecture; two data transfers per clock cycle. •฀ Bidirectional , data strobe (DQS) is transmitted/


    Original
    PDF IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb IS46R16160B-6TLA1 IS46R16160B-6BLA1 IS46R83200B-6TLA1

    IS46R83200B

    Abstract: tsop 66
    Text: IS46R83200B IS46R16160B 32Mx8, 16Mx16 256Mb Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -6, -75 • Double data rate architecture ; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)


    Original
    PDF IS46R83200B IS46R16160B 32Mx8, 16Mx16 256Mb tsop 66

    IS43R16160

    Abstract: 43R16160 A3S56D A3S56 zentel a3s56d30 PRE-A10
    Text: IS43R16160 32Mx8, 16Mx16 256Mb Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture ; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)


    Original
    PDF IS43R16160 32Mx8, 16Mx16 256Mb IS43R16160 43R16160 A3S56D A3S56 zentel a3s56d30 PRE-A10

    tsop-ii 66 PIN

    Abstract: zentel a3s56d30
    Text: IS43R83200B IS43R16160B PRELIMINARY INFORMATION APRIL 2007 FEATURES: DESCRIPTION: -Vdd=Vddq=2.5V+0.2V -6, -75 -Vdd=Vddq=2.6V+0.1V (-5) -Double data rate architecture ; two data transfers per clock cycle. -Bidirectional , data strobe(DQS) is transmitted/received


    Original
    PDF IS43R83200B IS43R16160B tsop-ii 66 PIN zentel a3s56d30

    TSOP 66 pin

    Abstract: No abstract text available
    Text: IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data


    Original
    PDF IS43R83200B IS43R16160B, IC43R16160B 32Mx8, 16Mx16 256Mb TSOP 66 pin

    Untitled

    Abstract: No abstract text available
    Text: IS43R16800CC 8Mx16 128Mb DDR Synchronous DRAM FEATURES: • Vdd =Vddq = 2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)


    Original
    PDF IS43R16800CC 8Mx16 128Mb 66-pin IS43R16800CC-5TLI IS43R16800CC-6TLI IS43R16800CC-75TLI