HY5V66EF6P
Abstract: HY5V66EF6
Text: 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. 0.01 History Initial Draft Draft Date Remark Dec. 2004 Preliminary June. 2005 Preliminary 1. Editorial chage 0.80Typ -> 0.45 +/-0.05 page12, Ball Dimension
|
Original
|
PDF
|
16bits
80Typ
page12,
100MHz
11Preliminary
A10/AP
64Mbit
4Mx16bit)
HY5V66E
HY5V66EF6P
HY5V66EF6
|
Untitled
Abstract: No abstract text available
Text: 512MBit MOBILE SDR SDRAMs based on 4M x 4Bank x32 I/O Specification of 512M 16Mx32bit Mobile SDRAM Memory Cell Array - Organized as 4banks of 4,194,304 x32 This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
512MBit
16Mx32bit)
11Preliminary
512Mbit
32bits
200us
|
Untitled
Abstract: No abstract text available
Text: 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. 0.01 History Initial Draft Draft Date Remark Dec. 2004 Preliminary June. 2005 Preliminary 1. Editorial chage 0.80Typ -> 0.45 +/-0.05 page14
|
Original
|
PDF
|
16bits
80Typ
page14)
100MHz
11Preliminary
64Mbit
4Mx16bit)
HY5V66E
864bit
|
Untitled
Abstract: No abstract text available
Text: 256Mb Synchronous DRAM based on 2M x 4Bank x32 I/O Document Title 4Bank x 2M x 32bits 4Bank x2M x16 *2 Stack Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Jul. 2005 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
256Mb
32bits
11Preliminary
256Mbit
8Mx16bit
HY5V52E
456bit
|
Untitled
Abstract: No abstract text available
Text: 256MBit SDRAMs based on 4M x 4Bank x16 I/O Document Title 4Bank x 4M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Nov. 2004 Preliminary 0.2 Added Speed Product for 133MHz CL3 Jan. 2005 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
256MBit
16bits
133MHz
11Preliminary
16Mx16bit)
HY5S56E
456bit
A10/AP
|
Untitled
Abstract: No abstract text available
Text: 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Dec. 2004 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
16bits
11Preliminary
64Mbit
4Mx16bit)
HY5V66E
864bit
A10/AP
|
HY57V161610FTP
Abstract: HY57V161610F-Series
Text: 16Mb Synchronous DRAM based on 512K x 2Bank x16 I/O Document Title 2Bank x 512K x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Feb. 2006 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
16bits
11Preliminary
16Mbit
1Mx16bit)
HY57V161610FT
HY57V161610F-Series
216-bits
HY57V161610FTP
|
1HY5RS573225F
Abstract: HY5MS7B6LFP hynix memory lpddr HY5MS7B6LF-H
Text: 512MBit MOBILE DDR SDRAMs based on 8M x 4Bank x16 I/O Document Title 512MBit 4Bank x 8M x 16bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Jun.2005 Preliminary 0.2 Defined DC Characteristics Aug.2006
|
Original
|
PDF
|
512MBit
512MBit
16bits)
11Preliminary
32Mx16bit)
1HY5RS573225F
1HY5RS573225F
HY5MS7B6LFP
hynix memory lpddr
HY5MS7B6LF-H
|
Untitled
Abstract: No abstract text available
Text: 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O Document Title 4Bank x 8M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Oct. 2004 Preliminary 0.2 Package size 10 x 13 [mm2] May. 2005 Preliminary
|
Original
|
PDF
|
512MBit
x16I/O
16bits
11Preliminary
512Mbit
32Mx16bit)
200us
|
4MX16
Abstract: 64MBIT
Text: 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Dec. 2004 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
16bits
11Preliminary
64Mbit
4Mx16bit)
HY5V66E
864bit
A10/AP
4MX16
64MBIT
|
HY5V22EMP-H
Abstract: 4MX16-Bit HY5V22E
Text: 128Mb Synchronous DRAM based on 1M x 4Bank x32 I/O Document Title 4Bank x 1M x 32bits 4Bank x1M x16 *2 Stack Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Dec. 2004 Preliminary Dec. 2004 Preliminary Mar. 2005 Preliminary
|
Original
|
PDF
|
128Mb
32bits
11Preliminary
128Mbit
4Mx16bit
HY5V22E
HY5V22EMP-H
4MX16-Bit
|
Untitled
Abstract: No abstract text available
Text: 512MBit MOBILE DDR SDRAMs based on 8M x 4Bank x16 I/O Document Title 512MBit 4Bank x 8M x 16bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Jun.2005 Preliminary 0.2 Defined DC Characteristics Aug.2006
|
Original
|
PDF
|
512MBit
512MBit
16bits)
32Mx16bit)
11Preliminary
00Typ.
|
Untitled
Abstract: No abstract text available
Text: 256Mb Synchronous DRAM based on 2M x 4Bank x32 I/O Document Title 4Bank x 2M x 32bits 4Bank x2M x16 *2 Stack Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Dec. 2004 Preliminary Dec. 2004 Preliminary Mar. 2005 Preliminary
|
Original
|
PDF
|
256Mb
32bits
11Preliminary
256Mbit
8Mx16bit
HY5V52E
456bit
|
hynix memory lpddr
Abstract: DDR200 DDR266 DDR333 RA12 PAGE-60 HY5MS5B6LF-H
Text: 256MBit MOBILE ddr SDRAMs based on 4M x 4Bank x16 I/O Document Title 256MBit 4Bank x 4M x 16bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Aug.2004 Preliminary 0.2 Modify IDD Current Oct.2004 Preliminary
|
Original
|
PDF
|
256MBit
256MBit
16bits)
11Preliminary
16Mx16bit)
00Typ.
hynix memory lpddr
DDR200
DDR266
DDR333
RA12
PAGE-60
HY5MS5B6LF-H
|
|
|
Untitled
Abstract: No abstract text available
Text: 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.01 Initial Draft Dec. 2004 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
16bits
64Mbit
4Mx16bit)
HY5V66E
11Preliminary
864bit
|
RA12
Abstract: No abstract text available
Text: 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O Document Title 4Bank x 8M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Aug. 2006 Preliminary 0.2 Inserted 166MHz Product Sep. 2006 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
512MBit
x16I/O
16bits
166MHz
11Preliminary
512Mbit
32Mx16bit)
200us
RA12
|
hynix memory lpddr
Abstract: DDR200 DDR266 DDR333 RA12 16Mx16bit HY5MS5B6ALFP
Text: 256MBit MOBILE DDR SDRAMs based on 4M x 4Bank x16 I/O Document Title 256MBit 4Bank x 4M x 16bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Feb.2006 Preliminary Note 1) Now under evaluation by the Hynix Development Division.
|
Original
|
PDF
|
256MBit
256MBit
16bits)
11Preliminary
16Mx16bit)
00Typ.
hynix memory lpddr
DDR200
DDR266
DDR333
RA12
16Mx16bit
HY5MS5B6ALFP
|
Untitled
Abstract: No abstract text available
Text: 256MBit MOBILE DDR SDRAMs based on 2M x 4Bank x32 I/O Document Title 256MBit 4Bank x 2M x 32bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Mar.2006 Preliminary 0.2 Corrected : typo error Figure of Read / Write Command
|
Original
|
PDF
|
256MBit
256MBit
32bits)
11Preliminary
8Mx32bit)
|
HY5MS7B2BL
Abstract: HY5MS7B2BLFP
Text: 512MBit MOBILE DDR SDRAMs based on 4M x 4Bank x32 I/O Document Title 512MBit 4Bank x 4M x 32bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Sep.2006 Preliminary 0.2 Added SRR function and timing diagram
|
Original
|
PDF
|
512MBit
512MBit
32bits)
16Mx32bit)
11Preliminary
HY5MS7B2BL
HY5MS7B2BLFP
|
hynix mobile DDR
Abstract: No abstract text available
Text: 512MBit MOBILE DDR SDRAMs based on 8M x 4Bank x16 I/O Document Title 512MBit 4Bank x 8M x 16bits MOBILE DDR SDRAM Memory Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Sep.2006 Preliminary 0.2 Added SRR function and timing diagram
|
Original
|
PDF
|
512MBit
512MBit
16bits)
32Mx16bit)
11Preliminary
00Typ.
hynix mobile DDR
|
Untitled
Abstract: No abstract text available
Text: 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O Document Title 4Bank x 8M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Aug. 2006 Preliminary 0.2 Inserted 166MHz Product Sep. 2006 Preliminary This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
512MBit
x16I/O
16bits
166MHz
11Preliminary
512Mbit
32Mx16bit)
200us
|
HY5S7B2ALFP
Abstract: RA12 HY5S7B2A
Text: 512MBit MOBILE SDR SDRAMs based on 4M x 4Bank x32 I/O Specification of 512M 16Mx32bit Mobile SDRAM Memory Cell Array - Organized as 4banks of 4,194,304 x32 This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
|
Original
|
PDF
|
512MBit
16Mx32bit)
11Preliminary
512Mbit
32bits
200us
HY5S7B2ALFP
RA12
HY5S7B2A
|