DSA0066810.pdf by Cypress Semiconductor

Partial File Text CY7C1312BV18 CY7C1314BV18 18 Mbit QDR® II SRAM Two Word Burst Architecture Features Functional Description Separate independent read and write data ports Supports concurrent transact
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA0066810.pdf preview

Download Datasheet

User Tagged Keywords

CY7C1312 CY7C1312BV18 CY7C1314BV18

Price & Stock Powered by