Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2V3000 SEU Search Results

    XC2V3000 SEU Result Highlights (2)

    Part ECAD Model Manufacturer Description Download Buy
    UCD90320UZWSR Texas Instruments 32 rail PMBus power sequencer and system manager with SEU detection 169-NFBGA -40 to 85 Visit Texas Instruments
    UCD90320UZWST Texas Instruments 32 rail PMBus power sequencer and system manager with SEU detection 169-NFBGA -40 to 85 Visit Texas Instruments Buy

    XC2V3000 SEU Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC2V1000 Pin-out

    Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500

    XC2V1000

    Abstract: XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.4 March 1, 2005 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 43 pages • • • • • • • • • • • • Summary of Features


    Original     		PDF DS031 18-Kb 18-Bit DS031-4 XC2V1000 XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000

    XC2V1500

    Abstract: FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt
    Text: Virtex-II Platform FPGAs: Complete Data Sheet R DS031 March 29, 2004 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 FF1152) BF957) DS031-4 XC2V1500 FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt

    digital FIR Filter verilog code

    Abstract: XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V80 K217
    Text: Virtex -II Platform FPGAs: Introduction and Overview R DS031-1 v1.9 September 26, 2002 Advance Product Specification Summary of Virtex-II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-bit DS031-4 digital FIR Filter verilog code XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V80 K217

    fgg 484

    Abstract: FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.3 June 24, 2004 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics DS031-1 (v3.3) June 24, 2004 7 pages DS031-3 (v3.3) June 24, 2004 42 pages •


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 18-Kb 18-Bit DS031-4 fgg 484 FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system

    IO-L93N

    Abstract: XC2V2000 XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.3 January 25, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit CS144 FG256 DS031-1, DS031-2, DS031-3, DS031-4, IO-L93N XC2V2000 XC2V10000

    XC2V1500

    Abstract: XC2V80 XC2V1000 XC2V2000 XC2V250 XC2V40 XC2V500 lightning event counter AF124 XC2V4000
    Text: Virtex -II Platform FPGAs: Introduction and Overview R DS031-1 v1.9 September 26, 2002 Advance Product Specification Summary of Virtex-II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-bit 18-bit BG728 DS031-4 XC2V1500 XC2V80 XC2V1000 XC2V2000 XC2V250 XC2V40 XC2V500 lightning event counter AF124 XC2V4000

    BG728

    Abstract: CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell
    Text: Virtex -II Platform FPGAs: Complete Data Sheet R DS031 October 14, 2003 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 BG728 CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell

    6 tap FIR Filter

    Abstract: xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500
    Text: Virtex -II Platform FPGAs: Complete Data Sheet R DS031 August 1, 2003 Product Specification This document includes all four modules of the Virtex-II Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics


    Original     		PDF DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 6 tap FIR Filter xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500

    FGG676

    Abstract: H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000
    Text: 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v3.5 November 5, 2007 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 43 pages • • • • • • • • • • • • Summary of Features


    Original     		PDF DS031 18-Kb 18-Bit DS031-4 FGG676 H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — 1 Virtex-II Platform FPGAs: Complete Data Sheet R DS031 v4.0 April 7, 2014 Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics 7 pages 44 pages • •


    Original     		PDF DS031 18-Kb 18-Bit DS031-4

    Untitled

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-3 v1.5 April 23, 2001 Advance Product Specification Virtex -II Electrical Characteristics Virtex-II devices are provided in -4, -5, and -6 speed grades, with -6 having the highest performance. commercial device). However, only selected speed grades


    Original     		PDF DS031-3 XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, DS031-4

    LVDCI33

    Abstract: IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, LVDCI33 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124

    XC2V2000

    Abstract: XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.5 April 2, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit XC2V1500 FG676 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V2000 XC2V10000

    XC2V80

    Abstract: XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V1000 CLK27 AF124 XC2V4000
    Text: Virtex -II Platform FPGAs: Introduction and Overview R DS031-1 v1.9 September 26, 2002 Advance Product Specification Summary of Virtex-II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-bit CS144) FG256) BG728) FF1152) BF957) DS031-4 XC2V80 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V1000 CLK27 AF124 XC2V4000

    XC2V1500

    Abstract: XC2V3000 READBACK wireless encrypt XC2V80 IO-L93N XC2V3000 XC2V4000 XC2V6000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.9 September 26, 2002 Advance Product Specification Summary of VirtexTM-II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-bit BG728 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V1500 XC2V3000 READBACK wireless encrypt XC2V80 IO-L93N XC2V3000 XC2V4000 XC2V6000

    wireless encrypt

    Abstract: XC2V8000 IO-L93N XC2V2000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit FG676 FF1152, FF1517, BF957 DS031-1, DS031-3, wireless encrypt XC2V8000 IO-L93N XC2V2000

    LVDSEXT-25

    Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25

    16x1D

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.3 January 25, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Virtex-II I/O blocks (IOBs) are provided in groups of two or four on the perimeter of each device.


    Original     		PDF DS031-2 DS031-2, DS031-3, DS031-1, DS031-4, 16x1D

    wireless encrypt

    Abstract: BF957
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit wireless encrypt BF957

    16x1D

    Abstract: "Digital Delay Lines" XC2V3000 1 of 8 multiplexer circuit diagram of 32-1 multiplexer circuit diagram of 8-1 multiplexer design logic Xilinx jtag cable pcb Schematic LVCMOS15 LVCMOS25 LVCMOS33
    Text: 40 Virtex -II Platform FPGAs: Detailed Description R DS031-2 v3.1 October 14, 2003 Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 16x1D "Digital Delay Lines" XC2V3000 1 of 8 multiplexer circuit diagram of 32-1 multiplexer circuit diagram of 8-1 multiplexer design logic Xilinx jtag cable pcb Schematic LVCMOS15 LVCMOS25 LVCMOS33

    LVDS-25

    Abstract: LVDS25 16X1S LVDSEXT25 LVDSEXT-25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v2.0 July 16, 2002 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 DS031-1, DS031-3, DS031-2, DS031-4, LVDS-25 LVDS25 16X1S LVDSEXT25 LVDSEXT-25

    LVDCI18

    Abstract: LVDCI25 CLB 2711
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.2 January 15, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit LVDCI18 LVDCI25 CLB 2711

    XCV100 TQ144

    Abstract: XCS20XL pqg208 XC3S700AN FGG484 WS609 x2 type ac capacitor UG-116 xc3s200an pqg208 SPARTAN-3 XC3S400 PQ208 XC3S200 RELIABILITY REPORT UG116
    Text: Device Reliability Report First Quarter 2009 [optional] UG116 v5.5 June 15, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG116 611GU FGG676 FFG1152 XCV100 TQ144 XCS20XL pqg208 XC3S700AN FGG484 WS609 x2 type ac capacitor UG-116 xc3s200an pqg208 SPARTAN-3 XC3S400 PQ208 XC3S200 RELIABILITY REPORT UG116