Untitled
Abstract: No abstract text available
Text: CY7C331 CYPRESS — . = SEMICONDUCTOR Asynchronous Registered EPLD T\velve I/O macrocells each having: — One state flip-flop with an XOR sura-of-products input — One feedback flip-flop with input coming from the I/O pin — Independent product term set,
|
OCR Scan
|
CY7C331
28-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GD74F74 PRELIMINARY DATA SHEET DUAL D- TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP Description Pin Configuration The GD74F74 is dual D-type positive edge trig VCC CLR2 02 CK2 PR2 Q2 Q2 [T4~| R 3I fTil FmH Rpl |T | f i l gered flip-flop with Direct Clear CLR and Set
|
OCR Scan
|
GD74F74
GD74F74
402B757
|
PDF
|
41AB
Abstract: No abstract text available
Text: 41AB M , 41S (L) Dual-Clocked J-K Flip-Flop The 41AB(M ) and 41S(L) d evices are bipolar, N PN , sealed junction, silicon integrated circuits. T hey are available in 16-pin plastic DIPs. T his circuit contains a dual master slave J-K flip-flop with clear and preset.
|
OCR Scan
|
16-pin
41AB
|
PDF
|
pin diagram for IC 7473
Abstract: 7473PC ic 7473 pin diagram of 7473 pin DIAGRAM OF IC 7473 7473 pin diagram Flip-Flop 7473PC 74LS73 dual JK IC 74LS73 74LS73DC
Text: 73 CONNECTION DIAGRAM PIN O U T A 54/7473 ^ , 54H /74H 73 o/IOti/ 1/54LS/74LS73 &/ / i ’ /3 DUAL JK FLIP-FLOP With Separate Clears and Clocks DESCRIPTION — The ’73 and ’H73 dual J K master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled
|
OCR Scan
|
/54H/74H73
1/54LS/74LS73
54/74H
54/74LS
CLS73)
pin diagram for IC 7473
7473PC
ic 7473
pin diagram of 7473
pin DIAGRAM OF IC 7473
7473 pin diagram
Flip-Flop 7473PC
74LS73 dual JK
IC 74LS73
74LS73DC
|
PDF
|
74ALS273D
Abstract: 74ALS 74ALS273 74ALS273DB 74ALS273N 74ALS373 74ALS374 74ALS377 DIP20 SC603
Text: Philips Semiconductors Product specification Octal D-type flip-flop 74ALS273 PIN CONFIGURATION FEATURES • Eight edge-triggered D-type flip-flops MR KJ [T 2o] V cc Q0 [ T T5] Q7 DO [ T T5] D7 D1 [ T 77] D6 • See 74ALS373 for transparent latch version Q1 [ 5
|
OCR Scan
|
74ALS273
74ALS377
74ALS373
74ALS374
74ALS273
74ALS273D
74ALS
74ALS273DB
74ALS273N
DIP20
SC603
|
PDF
|
74als273n
Abstract: 74ALS273D
Text: Philips Semiconductors Product specification Octal D-type flip-flop 74ALS273 FEATURES PIN CONFIGURATION • Eight edge-triggered D-type flip-flops RR • Buffered common clock [T 20| VCC Q0 \ J ]9 ] DO [ T 3 D7 D1 | T Ï7 ] D6 3 06 Q7 • Buffered asynchronous master reset
|
OCR Scan
|
74ALS273
74ALS377
74ALS373
74ALS374
74ALS273
74ALS
500ns
74als273n
74ALS273D
|
PDF
|
74F74
Abstract: N74F74
Text: Product specification Philips Semiconductors Dual D-type flip-flop 74F74 PIN CONFIGURATION FEATURE • Industrial temperature range available ~40°C to +85°C HDO [T DO [2 P CPO [3 5D0 |T 00 [T OÖ [? GND [7 DESCRIPTION The 74F74 is a dual positive edge-triggered D-type liip-flop featuring
|
OCR Scan
|
74F74
74F74
500ns
SF00006
N74F74
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Sem iconductors Product specification Quad D flip-flop 74ALS175 PIN CONFIGURATION FEATURES • Four edge-triggered D flip-flops • Buffered comm on clock MR • Buffered asynchronous m aster reset Q0 [ T J5] Q3 • True and com plem entary outputs
|
OCR Scan
|
74ALS175
74ALS175
|
PDF
|
74LS76AP
Abstract: LS 74LS76ap M74LS76AP T flip flop pin configuration
Text: M ITSUBISHI L S T T L s M74LS76AP DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH S E T AND R ES E T DESCRIPTION The M 7 4L S 76 A P is a semiconductor integrated circuit PIN CONFIGURATION TOP VIEW containing 2 J-K negative edge-triggered flip -flo p circuits
|
OCR Scan
|
M74LS76AP
M74LS76AP
b2LHfl27
0013Sbl
14-PIN
16-PIN
20-PIN
74LS76AP
LS 74LS76ap
T flip flop pin configuration
|
PDF
|
HCT112
Abstract: HCT-112 74HC 74HCT S0 1J
Text: 7 4H C /H C T 112 flip-flops DUAL JK FLIP-FLOP WITH SET AND RESET; IMEGATIVE-EDGE TRIGGER FEATURES TYPICAL The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky T T L LSTTL . They are specified in compliance w ith JEDEC standard no.7A.
|
OCR Scan
|
74HC/HCT112
HCT112
HCT-112
74HC
74HCT
S0 1J
|
PDF
|
74LS175P
Abstract: 74LS17 qi 20pin M74LS175P
Text: MITSUBISHI LSTTLs M 74LS175P QUADRUPLE D -TY P E FLIP FLOP W IT H RESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74L S 17 5P is a semiconductor integrated circuit containing 4 positive edge-triggered D -type flip-flops w ith common clock input T and direct reset input R q and
|
OCR Scan
|
74LS175P
b2LHfl27
0013Sbl
14-PIN
16-PIN
20-PIN
74LS175P
74LS17
qi 20pin
M74LS175P
|
PDF
|
M74LS175P
Abstract: 12 V T flip flop IC 20-PIN
Text: MITSUBISHI LSTTLs M74LS175P QUADRUPLE D -TY P E FLIP FLOP W IT H RESET DESCRIPTION The M 74L S 17 5P PIN CONFIGURATION TOP VIEW is a semiconductor integrated circuit containing 4 positive edge-triggered D -type flip-flops w ith common clock input T and direct reset input R q and
|
OCR Scan
|
M74LS175P
M74LS175P
b2LHfl27
0013Sbl
14-PIN
16-PIN
20-PIN
12 V T flip flop IC
|
PDF
|
74HC-HCT73
Abstract: 43 ef 2 nk
Text: 74HC/HCT73 flip-flops D U A L JK FLIP-FLOP WITH RESET; N E G A T IVE-EDGE T R IG G ER FEATURES T Y P IC A L • Output capability: standard • I q q category: flip-flops G E N E R A L D E S C R IP T IO N The 74HC/HCT73 are high-speed Si-gate CMOS devices and are pin
|
OCR Scan
|
74HC/HCT73
74HC-HCT73
43 ef 2 nk
|
PDF
|
74ALS273P
Abstract: M74ALS273P
Text: MITSUBISHI -CDGTL LOGIC} TI D e B bSMTñE? DDIHSDI 5 MITSUBISHI ALSTTLs M 74A LS273P T z- / ù > ~ o y - < o s ' OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOP WITH RESET 9 1D 12501 6249827 MITSUBISHI ÍDGTL LOgT c T DESCRIPTION PIN CONFIGURATION TOP VIEW
|
OCR Scan
|
LS273P
74ALS273P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS273P
|
PDF
|
|
|
74LS574
Abstract: SP74SC574F SP74SC574N
Text: I'1 SP74SC574 OCTAL EDGE TRIGGERED D FLIP-FLOP WITH 3-STATE OUTPUTS PIN CONFIGURATION » 3 vcc 33 °o 0E E Do IZ O, T FEATURES • Designed for driving high-capacitance or lowimpedance loads in bus-oriented systems ■ 3-state outputs for line drivers ■ Pin compatible with 74LS574
|
OCR Scan
|
SP74SC574
74LS574
SP74SC574
74LS574.
74LS574
SP74SC574F
SP74SC574N
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL LOGIC} 11 bEMTflS? 0012523 0 | MITSUBISHI ASTTLs yt M 74A S374P rtCA»'w j ’ea'V^ “ 8CV' OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP W ITH 3-STATE OUTPUT NONINVERTED *S 5 > r T ~ * / 6 > ~ o 7 'O S DESCRIPTION PIN CONFIGURATION (TOP VIEW)
|
OCR Scan
|
S374P
M74AS374P
DD1S17J
24P4D
24-PIN
|
PDF
|
ls109
Abstract: No abstract text available
Text: LS109 Dual J-K Positive-Edge-Triggered Flip-Flop CLR1 [ T The LS109 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in lowpower Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount
|
OCR Scan
|
LS109
16-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI íD G T L L0GIC3- TI Í FJfc>24Tfl27 0 G 1 2 2 3 0 ñ MITSUBISHI ASTTLs M 74A S534P o # ' *e so«""'3"'' .’ í '' OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP WITH 3-STATE OUTPUT INVERTED) - r - * t ( , - 0 7 'C 5 DESCRIPTION PIN CONFIGURATION (TOP VIEW)
|
OCR Scan
|
24Tfl27
S534P
DD1S17J
24P4D
24-PIN
|
PDF
|
74LS73AP
Abstract: 12 V T flip flop IC JK flip flop IC M74LS73 M74LS107AP M74LS73AP 74LS73 20-PIN flip flop T Toggle T flip flop pin configuration
Text: M ITSUBISHI LST T Ls M 74LS 73A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH R ESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS73A P c o n ta in in g 2 J -K is a s em ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits
|
OCR Scan
|
M74LS73AP
74LS73A
b2LHfl27
0013Sbl
14-PIN
16-PIN
20-PIN
74LS73AP
12 V T flip flop IC
JK flip flop IC
M74LS73
M74LS107AP
M74LS73AP
74LS73
flip flop T Toggle
T flip flop pin configuration
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ATV750B/BL Features • Advanced, High Speed Programmable Logic Device Improved Performance - 7.5 ns tPD, 95 MHz External Operation Enhanced Logic Flexibility Backward Compatible with ATV750/L Software and Hardware New Flip-Flop Features D- or T-Type Product Term or Direct Input Pin Clocking
|
OCR Scan
|
ATV750B/BL
ATV750/L
24-Pin
ATV750BL
24-Pin,
24-Lead
Military/883C
24DW3
ry/883C
|
PDF
|
5962-8872609LX
Abstract: ATV750BL-15KC Delta I/BJT ice vto
Text: ATV750B/BL Features • Advanced, High Speed Programmable Logic Device Improved Performance - 7.5 ns tPD, 95 MHz External Operation Enhanced Logic Flexibility Backward Compatible with ATV75Q/L Software and Hardware New Flip-Flop Features D- or T-Type Product Term or Direct Input Pin Clocking
|
OCR Scan
|
ATV750B/BL
ATV75Q/L
24-Pin
ATV750BL
24-Pin,
24-Lead
28-Lead
Surf25DI
ATV750BL-25JI
ATV750BL-25KI
5962-8872609LX
ATV750BL-15KC
Delta I/BJT ice vto
|
PDF
|
74f574d
Abstract: 74F574DW
Text: MITSUBISHI « G T L L O C K _ D7E I) | ta-HSE? DD1M20D MITSUBISHI ADVANCED SCHOTTKY TTL M 7 4 F 5 7 4 P /F P /D W P ,Cv\. OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP W ITH 3-STATE OUTPUT NONINVERTPn\ - -— r T-tfto-ai- It DESCRIPTION PIN CONFIGURATION (TOP VIEW)
|
OCR Scan
|
DD1M20D
M74F574P
L--50pF
74f574d
74F574DW
|
PDF
|
f20 fuse
Abstract: ATV750BL-20DM
Text: ATV750B/BV Features • Advanced, High Speed Programmable Logic Device Improved Performance • 10 ns Tpd , 100 MHz operation Enhanced Logic Flexibility Backward Compatible with ATV750/L Software and Hardware • New Flip-Flop Features D- or T-Type Product Term or Direct Input Pin Clocking
|
OCR Scan
|
ATV750B/BV
ATV750/L
24-Pln
ATV750BL
ATV750BVL
24-Pln,
24-Lead
28-Lead
ATVL-25G
M/883
f20 fuse
ATV750BL-20DM
|
PDF
|
code eprom smd atmel
Abstract: 1odc
Text: ATV750B/BL Features • Advanced, High Speed Programmable Logic Device Improved Performance - 7.5 ns tPD, 95 MHz External Operation Enhanced Logic Flexibility Backward Compatible with ATV750/L Software and Hardware • New Flip-Flop Features D- or T-Type Product Term or Direct Input Pin Clocking
|
OCR Scan
|
ATV750B/BL
ATV750/L
24-Pin
ATV750BL
24-Pin,
24-Lead
Miiitary/883C
ATV750BL-25DC
ATV750BL-25JC
ATV750BL-25KC
code eprom smd atmel
1odc
|
PDF
|
