Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SY100H607JC Search Results

    SF Impression Pixel

    SY100H607JC Price and Stock

    Synergy Semiconductor Corp SY100H607JC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components SY100H607JC 1
    • 1 $11.3236
    • 10 $11.3236
    • 100 $11.3236
    • 1000 $11.3236
    • 10000 $11.3236
    		Buy Now

    SY100H607JC Datasheets (11)

    Part ECAD Model Manufacturer Description Curated Type PDF
    SY100H607JC Micrel Semiconductor Logic - Translators, Integrated Circuits (ICs), IC REGISTERED HEX 6-BIT 28-PLCC Original PDF
    SY100H607JC Micrel Semiconductor Logic - Translators, Integrated Circuits (ICs), IC REGISTERED HEX 6-BIT 28-PLCC Original PDF
    SY100H607JC Micrel Semiconductor Registered Hex PECL-to-TTL Original PDF
    SY100H607JC Micrel Semiconductor REGISTERED HEX PECL-TO-TTL Original PDF
    SY100H607JC Microchip Technology Integrated Circuits (ICs) - Logic - Translators, Level Shifters - IC TRNSLTR UNIDIRECTIONAL 28PLCC Original PDF
    SY100H607JC Synergy Semiconductor REGISTERED HEX PECL-TO-TTL Scan PDF
    SY100H607JC Synergy Semiconductor REGISTERED HEX PECL-TO-TTL TRANSLATOR Scan PDF
    SY100H607JCTR Micrel Semiconductor Registered Hex PECL-to-TTL Original PDF
    SY100H607JCTR Micrel Semiconductor REGISTERED HEX PECL-TO-TTL Original PDF
    SY100H607JC-TR Microchip Technology Integrated Circuits (ICs) - Logic - Translators, Level Shifters - IC TRNSLTR UNIDIRECTIONAL 28PLCC Original PDF
    SY100H607JCTR Synergy Semiconductor REGISTERED HEX PECL-TO-TTL Scan PDF

    SY100H607JC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: SY10H607 SY100H607 FINAL REGISTERED HEX PECL-TO-TTL FEATURES Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs Single +5V power supply Multiple power and ground pins to minimize noise Specified within-device skew VBB output for single-ended use


    Original     		PDF SY10H607 SY100H607 MC10H/100H607 28-pin SY10/100H607 SY10H607JC J28-1 SY10H607JCTR SY100H607JC

    SC64046

    Abstract: SC64046FN SC64046FNG SB99026MNG sb99026mn ECLTSSOP20EVB MC10EL58D NB3N3011 SB99026MNR2G SC64029FN
    Text: 1 EO1_LISTED_PART_ID MC100ELT20D MC100ELT20DG MC100ELT20DR2 MC100ELT20DR2G MC100ELT20DTG MC100ELT20DTR2 MC100ELT20DTR2G MC100ELT21D MC100ELT21DG MC100ELT21DR2 MC100ELT21DR2G MC100ELT21DTG MC100ELT21DTR2 MC100ELT21DTR2G MC100ELT22D MC100ELT22DG MC100ELT22DR2


    Original     		PDF MC100ELT20D MC100ELT20DG MC100ELT20DR2 MC100ELT20DR2G MC100ELT20DTG MC100ELT20DTR2 MC100ELT20DTR2G MC100ELT21D MC100ELT21DG MC100ELT21DR2 SC64046 SC64046FN SC64046FNG SB99026MNG sb99026mn ECLTSSOP20EVB MC10EL58D NB3N3011 SB99026MNR2G SC64029FN

    H607

    Abstract: SY100H607 SY10H607 SY10H607JC
    Text: Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs Single +5V power supply Multiple power and ground pins to minimize noise Specified within-device skew VBB output for single-ended use Fully compatible with MC10H/100H607 Available in 28-pin PLCC package


    Original     		PDF SY100H607 SY10H607 MC10H/100H607 28-pin SY10/100H607 M9999-032906 H607 SY100H607 SY10H607 SY10H607JC

    H607

    Abstract: SY100H607 SY100H607JC SY10H607 SY10H607JC SY10H607JCTR
    Text: REGISTERED HEX PECL-TO-TTL FEATURES DESCRIPTION Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs Single +5V power supply Multiple power and ground pins to minimize noise Specified within-device skew VBB output for single-ended use


    Original     		PDF MC10H/100H607 28-pin SY10/100H607 SY10H607JC J28-1 SY10H607JCTR SY100H607JC SY100H607JCTR H607 SY100H607 SY100H607JC SY10H607 SY10H607JC SY10H607JCTR

    Untitled

    Abstract: No abstract text available
    Text: *SYNERGY REGISTERED HEX PECL-TO-TTL TRANSLATOR SEMICONDUCTOR FEATURES DESCRIPTION • Differential PECL data and clock inputs ■ 48mA sink, 15mA source TTL outputs ■ Single +5V power supply ■ Multiple power and ground pins to minimize noise ■ Specified within-device skew


    OCR Scan     		PDF MC10H/100H607 SY10H607 SY100H607 SY10H6017C J28-1 SY100H607JC

    Untitled

    Abstract: No abstract text available
    Text: * REGISTERED HEX PECL-TO-TTL SYNERGY SEMICONDUCTOR FEATURES SY10H607 SY100H607 DESCRIPTION • Differential PECL data and clock inputs ■ 48mA sink, 15mA source TTL outputs ■ Single +5V power supply ■ Multiple power and ground pins to minimize noise ■ Specified within-device skew


    OCR Scan     		PDF SY10H607 SY100H607 MC10H/100H607 SY10H607JC J28-1 SY10H607JCTR SY100H607JC SY100H607JCTR

    H607

    Abstract: SY100H607 SY100H607JC SY10H607 SY10H607JC
    Text: PRELIMINARY SY10H607 SY100H607 r e g is t e r e d h e x & PECL-TO-TTL TRANSLATOR SYNERGY SEMICONDUCTOR d e s c r ip t io n FE A T U R E S D ifferen tial P E C L data a n d c lo c k in p u ts 48mA sin k , 15mA so u rc e TTL o u tp u ts S in g le +5V p o w e r s u p p ly


    OCR Scan     		PDF sy10h607 sy100h607 MC10H/100H607 SY100H607 SY10H607JC J28-1 SY100H607JC H607

    Untitled

    Abstract: No abstract text available
    Text: * SYNERGY SEMICONDUCTOR REGISTERED HEX PECL-TO-TTL DESCRIPTION FEATURES • Differential PECL data and clock inputs ■ 48mA sink, 15mA source TTL outputs ■ Single +5V power supply ■ Multiple power and ground pins to minimize noise ■ Specified within-device skew


    OCR Scan     		PDF MC10H/100H607 28-pin SY10H607 SY100H607 SY10/100H

    SK 3050 R

    Abstract: sk a 3050 c
    Text: * SYN ER G Y R E G I S T E R E D HEX S^OI-ibSi? PECL-TO-TTL SY1D0HB07 S E M IC O N D U C T O R DESCRIPTION FEATURES Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs I Single +5V power supply 1Multiple power and ground pins to minimize noise


    OCR Scan     		PDF SY1D0HB07 MC10H/100H607 28-pin 10/100H SY10H607JC SY10H607JCTR SY100H607JC 100H6O7JCTR J28-1 SK 3050 R sk a 3050 c

    Untitled

    Abstract: No abstract text available
    Text: q REGISTERED HEX PECL-TO-TTL TRANSLATOR v SEMICONDUCTOR FEATURES • ■ ■ ■ ■ ■ ■ ■ PRELIMINARY SY10H607 SY100H607 DESCRIPTION Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs Single -t-5V power supply Multiple power and ground pins to minimize noise


    OCR Scan     		PDF SY10H607 SY100H607 MC10H/100H607 SY10H607 SY100H SY10H607JC J28-1 SY100H607JC

    Untitled

    Abstract: No abstract text available
    Text: * SYNERGY SEMICONDUCTOR REGISTERED HEX PECL-TO-TTL DESCRIPTION FEATURES • Differential PECL data and clock inputs ■ 48mA sink, 15mA source TTL outputs ■ Single +5V power supply ■ Multiple power and ground pins to minimize noise ■ Specified within-device skew


    OCR Scan     		PDF MC10H/100H607 28-pin SY10H607 SY100H607 SY10/100H

    Untitled

    Abstract: No abstract text available
    Text: This Material Copyrighted By Its Respective Manufacturer ADVANCE INFORMATION SY1 OH/100H607 SYNERGY SEMICONDUCTOR TRUTH TABLE , TCLK/CLK Qn + 1 Dn MR L L Z L H L Z H X H X L NOTE: 1. Z = LOW-to-HIGH transition. DC ELECTRICAL CHARACTERISTICS TA = +85°C T a = +25°C


    OCR Scan     		PDF OH/100H607 SY10H6017C J28-1 SY100H6Q7JC