Untitled
Abstract: No abstract text available
Text: DATA CONTROLLER _ SL9020 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , or 80286-based AT designs. • Data In to Data Out time is 15 ns. • 24 mA output buffers. • Includes MD, SD & XD buffers. • 16 bit data path can be used as Low or High buffer.
|
OCR Scan
|
SL9020
80286-based
4160-B
2222S
22222aooo
NCASB02
NCASB13
|
PDF
|
block diagram of 80386dx microprocessor
Abstract: 80486 microprocessor pin out diagram sl90 SL9030 via flexset VIA SL9020 SL9020
Text: y/ a SL9020 Data Controller PRELIMINARY FEATURES • Supports 80286,80386SX, 80386DX, and 80486-based AT Designs. • Data In to Data Out: 15 ns. • 24 mA Output Buffers for SD Bus. • Includes MD, SD & XD Buffers. • 16 bit Data Path can be Used as Low or High Buffer.
|
OCR Scan
|
SL9020
80386SX,
80386DX,
80486-based
80386SX
SL9020
block diagram of 80386dx microprocessor
80486 microprocessor pin out diagram
sl90
SL9030
via flexset
VIA SL9020
|
PDF
|
T45 12H
Abstract: memory decoding 80386dx 16 bit sl90 LIM EMS 4.0 N804CS
Text: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386DX
SL9352
SL9352
T45 12H
memory decoding 80386dx 16 bit
sl90
LIM EMS 4.0
N804CS
|
PDF
|
386sx
Abstract: 386sx chipset A21-A23 sl9350 CHIPset for 80286 via flexset SL9151
Text: y/ a SL9250 80386SX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386SX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 8 M byte of On-Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
SL9250
80386SX
imple12
A2-A16,
A20GATE,
CLK8042,
ADD20,
386sx
386sx chipset
A21-A23
sl9350
CHIPset for 80286
via flexset
SL9151
|
PDF
|
T45 12H
Abstract: 80386dx pipeline ROY TODD 80386DX 16 BIT Code T6S intel 80386dx 80386DX NBS16 sl9030 SL903
Text: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation. • Programmable Command Delays.
|
OCR Scan
|
80386DX
SL9352
SL9352
T45 12H
80386dx pipeline
ROY TODD
80386DX 16 BIT
Code T6S
intel 80386dx
NBS16
sl9030
SL903
|
PDF
|
80286 data bus MD
Abstract: MD10 MD11 MD14 SD14 SD15 SS2222
Text: D A T A CONTROLLER _ S L 90 20 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , or 80286-based AT designs. • Data In to Data Out time is 15 ns. • 24 mA output buffers. • Includes MD, SD & XD buffers. • 16 bit data path can be vised as Low or H igh buffer.
|
OCR Scan
|
SL9020
80286-based
4160-B
9453S
80286 data bus MD
MD10
MD11
MD14
SD14
SD15
SS2222
|
PDF
|
VIA SL9011
Abstract: No abstract text available
Text: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
SL9011
VIA SL9011
|
PDF
|
386SX
Abstract: 5121M SL9010 D1384 intel 80386sx 80386SX 80386sx-based interleave SL9251 VIA SL9250
Text: The FlexSet PC/AT 80386SX Page Interleave M em ory Controller SL9251 PRELIMINARY FEATURES • Supports 80386SX based AT D esigns. • Up to 20 M Hz Performance. • Enhanced Fast Page M ode/Page Interleave. • Supports 8 M bytes of On-Board Memory. • Shadow RAM Feature
|
OCR Scan
|
80386SX
SL9251
512X512
SL9251
386SX
5121M
SL9010
D1384
intel 80386sx
80386sx-based
interleave
VIA SL9250
|
PDF
|
MSL9351
Abstract: DI512 sl9350 sl90 SL9351 SL9010
Text: The FlexSet PC/AT 80386DX Memory Controller _ SL9351 ADVANCED FEATURES • Supports 80386DX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of On Board Memory. • Shadow RAM Feature
|
OCR Scan
|
80386DX
SL9351
A2-A16,
A20GATE,
CLK8042,
ADD20,
NLDEC16,
A17-A19,
A21-A23,
MSL9351
DI512
sl9350
sl90
SL9351
SL9010
|
PDF
|
T44A
Abstract: 80286 microprocessor pin out diagram sl9030 t53a 80387SX weitek ti6a 80387DX 80386 microprocessor pin out diagram via flexset
Text: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286, 80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
SL9011
T44A
80286 microprocessor pin out diagram
sl9030
t53a
80387SX
weitek
ti6a
80386 microprocessor pin out diagram
via flexset
|
PDF
|
T80-T
Abstract: toggle switch t80-t sl9030 LIM EMS 4.0 80387SX de-nor intel 80386sx 80386SX L73H N804CS
Text: The FlexSet PC/AT 80386SX System & M em ory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386SX
SL9252
T80-T
toggle switch t80-t
sl9030
LIM EMS 4.0
80387SX
de-nor
intel 80386sx
L73H
N804CS
|
PDF
|
LIM EMS 4.0
Abstract: 80387
Text: The FlexSet PC/AT 80386SX System & Memory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386SX
SL9252
SL9252
LIM EMS 4.0
80387
|
PDF
|
ta 8742 IC
Abstract: 80836DX 80286 mouse 386R sl90 SL9030 SL9010
Text: y/a SL9095 Power M anagement Unit PRELIMINARY FEATURES • Supports 80286, 80386SX, 80386DX, and 80486 Page Mode or Cache-based Laptop designs. • IBM PC/AT Compatible. • Software Programmable Power Management Unit. Provides Individual On/Off Control. • Compatible with all CPU Clock Rates.
|
OCR Scan
|
SL9095
80386SX,
80386DX,
NBMW9250
NBMW9250.
SL9095
MS2805
CLK9010D2
ta 8742 IC
80836DX
80286 mouse
386R
sl90
SL9030
SL9010
|
PDF
|
VIA SL9030
Abstract: 80386SX core logic SL9025 313233 sl90 SL9030 PG52
Text: y/ a SL9025 Address Controller PRELIMINARY FEATURES • Supports 80286,80386SX P9 , 80386DX, and 80486-based AT Designs. • Address In to Address Out: 15 ns. • Up to 25 MHz Performance. • 24 mA Buffers. • Include SA & XA Buffers. • Includes XD to XA Transfer Latches.
|
OCR Scan
|
SL9025
80386SX
80386DX,
80486-based
80386SX,
80386DX
SL9025
VIA SL9030
80386SX core logic
313233
sl90
SL9030
PG52
|
PDF
|
|
|
DC000-DFFFF
Abstract: 80386dx pipeline architecture SL9351 DI512 386DX sl9010 80386DX 16 BIT 80386DX pipeline architecture for 80386DX A21-A23
Text: The FlexSet PC/AT 80386DX Memory Controller SL9351 ADVANCED FEATURES • Supports 80386DX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of On Board Memory. • Shadow RAM Feature • 16K granularity
|
OCR Scan
|
80386DX
SL9351
512X512
A2-A16,
A20GATE,
CLK8042,
ADD20,
NLDEC16,
A17-A19,
DC000-DFFFF
80386dx pipeline architecture
SL9351
DI512
386DX
sl9010
80386DX 16 BIT
pipeline architecture for 80386DX
A21-A23
|
PDF
|
MSL9350
Abstract: 80386dx pipeline sl9350 via sl9350 via flexset
Text: SL9350 80386DX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386DX based AT Designs. • Up to 25 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 16 M byte of on Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
SL9350
80386DX
A2-A16,
A20GATE,
CLK8042,
ADD20,
NBUS16,
MSL9350
80386dx pipeline
via sl9350
via flexset
|
PDF
|
weitek
Abstract: 80387DX sl9350 t46a 80X87 INTEL HT39A refresh logic sl90 t53a SL9030
Text: y/ à SL9011 System Controller PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
--t58a
NRDY32
t59--
weitek
sl9350
t46a
80X87 INTEL
HT39A
refresh logic
sl90
t53a
SL9030
|
PDF
|
