1200C
Abstract: R3051 R3052 R3081 Pipeline Associates
Text: Page Description Languages Pipeline Associates, Inc. PowerPage PCL 5/5C/5e Standard Features ❏ Pipeline's hinted font rasterizer ❏ Auto font support ❏ HP-GL, HP-GL/2 The PowerPage PCL 5 emulation is a fully compatible implementation of Hewlett Packard's PCL 5 emulation
|
Original
|
PDF
|
1200C
R3051
R3052
R3081
Pipeline Associates
|
PIN DIAGRAM of st10f280
Abstract: DC2D4 st10 Bootstrap BUT16
Text: ST10F280 16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM Datasheet − production data Features • ■ ■ ■ High performance cpu with dsp functions – 16-bit CPU with 4-stage pipeline. – 50ns Instruction cycle time at 40MHz CPU clock
|
Original
|
PDF
|
ST10F280
16-bit
40MHz
40-bit
512KB
PIN DIAGRAM of st10f280
DC2D4
st10 Bootstrap
BUT16
|
MX98207
Abstract: No abstract text available
Text: PRELIMINARY MX98207 12-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
PDF
|
MX98207
12-Port
IEEE802
100MBps
292-pin
10/100Mbps
MX98207
|
100Mbps-FDX
Abstract: diode bp64 MX98207AC T56 marking Macronix marking 100M-FDX marking t54 bp64 292LBGAPACKAGE marking macronix
Text: PRELIMINARY MX98207AC 12-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
PDF
|
MX98207AC
12-Port
IEEE802
100MBps
292-pin
10/100Mbps
S0013
F4044937B0
36CAX
100Mbps-FDX
diode bp64
MX98207AC
T56 marking
Macronix marking
100M-FDX
marking t54
bp64
292LBGAPACKAGE
marking macronix
|
Untitled
Abstract: No abstract text available
Text: ST10F280 16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM Datasheet − production data Features • ■ ■ ■ High performance cpu with dsp functions – 16-bit CPU with 4-stage pipeline. – 50ns Instruction cycle time at 40MHz CPU clock
|
Original
|
PDF
|
ST10F280
16-bit
40MHz
16-bit
40-bit
PBGA208
ST10F280-JT3
2X16-channel
10-bit
|
MD 202
Abstract: MX98206 MX98207
Text: PRELIMINARY MX98206 8-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
PDF
|
MX98206
IEEE802
100MBps
208-pin
10/100Mbps
interfa61
MD 202
MX98206
MX98207
|
RELAY MD-12
Abstract: MD 202 marking macronix MD-45 MX98206EC TOP SIDE MARKING 10Mbps-FDX 100Mbps-HDX
Text: PRELIMINARY MX98206EC 8-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
PDF
|
MX98206EC
IEEE802
100MBps
208-pin
10/100Mbps
C0013
F4044937B1
36CAX
RELAY MD-12
MD 202
marking macronix
MD-45
MX98206EC
TOP SIDE MARKING
10Mbps-FDX
100Mbps-HDX
|
st10 Bootstrap
Abstract: ST10 ST10F163
Text: ST10F163 16-bit MCU with 128KByte Flash Memory DATA SHEET 4-stage pipeline • 80ns instruction cycle time @ 25MHz CPU CPU clock PEC ■ Fast and flexible bus ■ Programmable EBC ■ 8-Bit or 16-bit external data bus ■ Multiplexed or demultiplexed external
|
Original
|
PDF
|
ST10F163
16-bit
128KByte
25MHz
16-priority-level
st10 Bootstrap
ST10
ST10F163
|
Untitled
Abstract: No abstract text available
Text: ST10F280 16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM Datasheet − production data Features • ■ ■ ■ High performance cpu with dsp functions – 16-bit CPU with 4-stage pipeline. – 50ns Instruction cycle time at 40MHz CPU clock
|
Original
|
PDF
|
ST10F280
16-bit
40MHz
16-bit
40-bit
512KB
|
SUSCON capacitor
Abstract: ST10F168-Q3 transmitter circuit in GPR st10f168s SUSCON PQFP144 ST10F168 diode T35 12H st10 Bootstrap
Text: ST10F168 16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM HIGH PERFORMANCE CPU – 16-BIT CPU WITH 4-STAGE PIPELINE – 80ns INSTRUCTION CYCLE TIME AT 25MHz CPU CLOCK – 400ns 16 X 16-BIT MULTIPLICATION – 800ns 32 / 16-BIT DIVISION – ENHANCED BOOLEAN BIT MANIPULATION
|
Original
|
PDF
|
ST10F168
16-BIT
25MHz
400ns
800ns
F168Q3Q6
SUSCON capacitor
ST10F168-Q3
transmitter circuit in GPR
st10f168s
SUSCON
PQFP144
ST10F168
diode T35 12H
st10 Bootstrap
|
st10r163
Abstract: No abstract text available
Text: ST10R163 16-BIT ROMLESS MICROCONTROLLER DATASHEET • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High performance 16-bit CPU with 4-stage pipeline 80ns instruction cycle time at 25-MHz CPU clock 400 ns multiplication 16 x 16 bits , 800 ns
|
Original
|
PDF
|
ST10R163
16-BIT
25-MHz
st10r163
|
Idde.ActiveSession.ActiveProcessor
Abstract: VisualDSP CC-027 summit-ICE apex LC1 D38
Text: W4.0 User’s Guide Revision 1.0, January 2005 Part Number 82-000420-02 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express
|
Original
|
PDF
|
|
SiS 386
Abstract: 80387 386 sis weitek 85C330 sis85
Text: SIS 85C310 _ Cache/Memory Controller Rev 1.1 Preliminary FEATURES • 25/33MHz Non-Pipeline Operation • Built-in Direct Mapped Cache Controller for 32K/64K/128K/256K Cache or More
|
OCR Scan
|
PDF
|
85C310
25/33MHz
32K/64K/128K/256K
SiS 386
80387
386 sis
weitek
85C330
sis85
|
80387
Abstract: weitek 85C320 85C330 3i bios chip 80386 85C310 cache controller pipeline architecture for 80386 21U9
Text: SIS 85C310 _ Cache/Memory Controller Rev 1.1 Preliminary FEATURES • 25/33MHz Non-Pipeline Operation • Built-in Direct Mapped Cache Controller for 32K/64K/128K/256K Cache or More
|
OCR Scan
|
PDF
|
85C310
25/33MHz
32K/64K/128K/256K
100-Pin
80387
weitek
85C320
85C330
3i bios chip
80386
85C310
cache controller
pipeline architecture for 80386
21U9
|
|
|
st10 Bootstrap
Abstract: No abstract text available
Text: ST10F163 16-bit MCU with 128KByte Flash Memory DATA SHEET • High performance CPU ■ High performance 16-bit CPU with 4-stage pipeline ■ 80ns instruction cycle time @ 25MHz CPU clock ■ 400 ns multiplication 1 6 x 1 6 bits ■ 800 ns division (32 /1 6 bit)
|
OCR Scan
|
PDF
|
ST10F163
16-bit
128KByte
25MHz
st10 Bootstrap
|
Untitled
Abstract: No abstract text available
Text: / IT G S-1 H 0 M S0 N #. SIMOtg^lULKgìfMnigg_ ST10R163 16-BIT ROMLESS MICROCONTROLLER D ATASH EET • High performance 16-bit CPU with 4-stage pipeline ■ 80ns instruction cycle time at 25-MHz CPU clock ■ 400 ns multiplication 16 x 16 bits , 800 ns
|
OCR Scan
|
PDF
|
ST10R163
16-BIT
25-MHz
|
Untitled
Abstract: No abstract text available
Text: SIEMENS C166-Family of High-Performance CMOS 16-Bit Microcontrollers C163-L Data Sheet C163-L • • • • • • • • • • • • • • 16-Bit Microcontroller High Performance 16-bit CPU with 4-Stage Pipeline - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
|
OCR Scan
|
PDF
|
C166-Family
16-Bit
C163-L
16-Priority-Level
P-TQFP-100-3
2IA-BIDI100X
|
st10 Bootstrap
Abstract: partial eras
Text: SGS-THOMSON ST10F163 M B M g n [ig m « n S g > 16-BIT MCU WITH 128K BYTE FLASH MEMORY PRELIMINARY DATASHEET High performance 16-bit CPU with 4-stage pipeline 80ns instruction cycle time at 25-MHz CPU clock 400 ns multiplication (16 x 16 bits , 800 ns division (32 /1 6 bit)
|
OCR Scan
|
PDF
|
ST10F163
16-BIT
25-MHz
ST10F163AT1
TQFP100
st10 Bootstrap
partial eras
|
free circuit diagram pc uprog
Abstract: ST10F163 156Mbit ST10 st10 Bootstrap
Text: ST10F163 16-bit M C U with 128K B yte Flash M em ory DATA SHEET • High performance CPU ■ High performance 16-bit CPU with 4-stage pipeline ■ 80ns instruction cycle time @ 25MHz CPU clock ■ 400 ns multiplication 1 6 x 1 6 bits ■ 800 ns division (32 / 1 6 bit)
|
OCR Scan
|
PDF
|
ST10F163
16-bit
128KByte
25MHz
2TCL-16
2TCL-20
t35from
t37from
free circuit diagram pc uprog
ST10F163
156Mbit
ST10
st10 Bootstrap
|
Untitled
Abstract: No abstract text available
Text: SIEMENS C166-Family of High-Performance CMOS 16-Bit Microcontrollers C 161R I Preliminary C161RI 16-Bit Microcontroller • High Perform ance 16-bit CPU with 4-Stage Pipeline • 125 ns Instruction Cycle Tim e at 16 MHz CPU Clock • 625 ns Multiplication 1 6 x 1 6 bits , 1.25 (xs Division ( 3 2 /1 6 bit)
|
OCR Scan
|
PDF
|
C166-Family
16-Bit
C161RI
535b05
S3047
P-TQFP-100-1
C1100x
|
Untitled
Abstract: No abstract text available
Text: S G S - T H O M S O N •LitêinMQQeg ST10F163 16-BIT MCU W ITH 128K BYTE FLASH M EM O RY P R ELIM IN A R Y DATA High performance 16-bit CPU with 4-stage pipeline 80ns instruction cycle time at 25-MHz CPU clock 400 ns multiplication 16 x 16 bits , 800 ns
|
OCR Scan
|
PDF
|
ST10F163
16-BIT
25-MHz
t28wrh
t-28rd
|
st10 Bootstrap
Abstract: SKB 7 02 ST10 ST10F163 8051 examples power down SGS-Thomson MCU st10
Text: 7 7 S C S -T H O M S O N “T C «li3 iLi ^[M [¡!l(g§ ST10F163 16-BIT MCU W ITH 128K BYTE FLASH M EM O RY PR ELIM IN A R Y DATA High performance 16-bit CPU with 4-stage pipeline 80ns instruction cycle time at 25-MHz CPU clock 400 ns multiplication (16 x 16 bits), 800 ns
|
OCR Scan
|
PDF
|
ST10F163
16-BIT
25-MHz
t-28rd
t28wrh
st10 Bootstrap
SKB 7 02
ST10
ST10F163
8051 examples power down
SGS-Thomson MCU st10
|
Untitled
Abstract: No abstract text available
Text: Am2910A £1 Microprogram Controller > 3 DISTINCTIVE CHARACTERISTICS to <0 Twelve Bits Wide Addresses up to 4096 words of microcode with one chip. All internal elements are a full 12 bits wide. Internal Loop Counter Pre-settable 12-bit down-counter for repeating instruc
|
OCR Scan
|
PDF
|
Am2910A
12-bit
5M-3/89-0
|
F82C5087
Abstract: fgt 412 intel 8085 MCS MK5087 sis 5595 motherboard wiring diagram SiS chipset 486 OP7J 82c5087 ibm t30 laptop motherboard diagram motherboard sis 6501
Text: 82C5087 IBM PC-AT Host SCSI Controller j „ „1_ i • L -'aiaM ieei May, 1991 R E L I M I N A R Y 25 M 5 5 ■■ M u i i r ä V Copyright Notice Copyright 1991, Chips and Technologies, Inc. I ia u v ii hu n Ar>^nmitilar4ne n v i u i w « i iv 'u i v j v
|
OCR Scan
|
PDF
|
82C5087
CHIPS/250â
CHIPS/280â
CHIPS/450â
3i-40-816-565
F82C5087
fgt 412
intel 8085 MCS
MK5087
sis 5595 motherboard wiring diagram
SiS chipset 486
OP7J
82c5087
ibm t30 laptop motherboard diagram
motherboard sis 6501
|
