Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PDSP16318AS Search Results

    PDSP16318AS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    parallel Multiplier Accumulator based on Radix-2

    Abstract: DS3707 PDSP16116 PDSP16116A PDSP16318A subtractor using TTL CMOS GG144 4 bit binary full adder and subtractor 32-bit adder block diagram for barrel shifter
    Text: PDSP16116 16 X 16 Bit Complex Multiplier Supersedes October 1996 version, DS3707 - 4.2 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications.


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit parallel Multiplier Accumulator based on Radix-2 PDSP16318A subtractor using TTL CMOS GG144 4 bit binary full adder and subtractor 32-bit adder block diagram for barrel shifter

    FULL SUBTRACTOR using 41 MUX

    Abstract: "Overflow detection"
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original     		PDF PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 FULL SUBTRACTOR using 41 MUX "Overflow detection"

    YR13

    Abstract: PDSP16116
    Text: PDSP16116 16 X 16 Bit Complex Multiplier DS3707 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications. The PDSP16116A variant will multiply two complex 16116


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit YR13

    ALU of 4 bit adder and subtractor

    Abstract: circuit diagram of full subtractor circuit 16-bit adder DS3708 GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original     		PDF PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 ALU of 4 bit adder and subtractor circuit diagram of full subtractor circuit 16-bit adder GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330

    FULL SUBTRACTOR using 41 MUX

    Abstract: ALU of 4 bit adder and subtractor "Overflow detection"
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Advance Information Complex Accumulator Advance Information DS3708 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz


    Original     		PDF PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A PDSP16318A/B0/AC FULL SUBTRACTOR using 41 MUX ALU of 4 bit adder and subtractor "Overflow detection"

    FULL SUBTRACTOR using 41 MUX

    Abstract: ALU of 4 bit adder and subtractor DS3708 circuit diagram of full subtractor circuit GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original     		PDF PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 FULL SUBTRACTOR using 41 MUX ALU of 4 bit adder and subtractor circuit diagram of full subtractor circuit GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330

    Untitled

    Abstract: No abstract text available
    Text: PDSP16318/13618A FEBRUARY 1995 ADVANCE INFORMATION DS3708 - 2.1 PDSP16318/PDSP16318A COMPLEX ACCUMULATOR Supersedes version in December 1993 Digital Video & Video Digital Signal Processing IC Handbook, HB3923-1 The PDSP16318 contains two independent 20-bit Adder/


    Original     		PDF PDSP16318/13618A DS3708 PDSP16318/PDSP16318A HB3923-1) PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A

    ALU of 4 bit adder and subtractor

    Abstract: FULL SUBTRACTOR using 41 MUX subtractor GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330 DS3708
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original     		PDF PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 ALU of 4 bit adder and subtractor FULL SUBTRACTOR using 41 MUX subtractor GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330

    FULL SUBTRACTOR using 41 MUX

    Abstract: PDSP16318A MIL-883 PDSP16116 PDSP16116A 32 bit barrel shifter circuit diagram using mux DIODE bfp 86 GC144 YR13
    Text: PDSP16116 16 X 16 Bit Complex Multiplier DS3707 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications. The PDSP16116A variant will multiply two complex 16116


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit FULL SUBTRACTOR using 41 MUX PDSP16318A MIL-883 32 bit barrel shifter circuit diagram using mux DIODE bfp 86 GC144 YR13

    Untitled

    Abstract: No abstract text available
    Text: W tflGEC PLESSEY P R E L IM IN A R Y IN F O R M A T IO N DS3708 - 2.0 PDSP16318/PDSP16318A COMPLEX ACCUMULATOR The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz


    OCR Scan     		PDF DS3708 PDSP16318/PDSP16318A PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A 256ps. PDSP16318/13618A PDSP16318/C0/AC

    pin diagram of full adder using Multiplexer IC

    Abstract: full adder 2 bit ic ALU of 4 bit adder and subtractor "Overflow detection" AC84
    Text: |y |^ ^ L PDSP16318/PDSP16318A _ Complex Accumulator S E M IC O N D U C T O R A, . , A dvance Inform ation Supersedes version in Decem ber 1993 Digital Video & DSP IC Handbook, HB3923-1


    OCR Scan     		PDF PDSP16318/PDSP16318A DS3708 HB3923-1 PDSP16318 20-bit PDSP16318As PDSP16112A pin diagram of full adder using Multiplexer IC full adder 2 bit ic ALU of 4 bit adder and subtractor "Overflow detection" AC84

    PDSP1631B

    Abstract: "Overflow detection"
    Text: P LESSEY SEMICONDUCTORS 1 2E » 18 7220513 DOIQOTH fl • / PRELIMINARY INFORMATION »!■■»■ m."- . . . T - ll- H P L E S S E Y Sem iconductors PDSP16318/PDSP16318A COMPLEX ACCUMULATOR The PDSP16318 co n ta in s tw o inde pen den t 20-bit Adder/S ubtractors com bined w ith accum ulator registers


    OCR Scan     		PDF PDSP16318/PDSP16318A PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A 256/ys. PDSP16318/A AC120 7220S13 PDSP1631B "Overflow detection"

    Untitled

    Abstract: No abstract text available
    Text: Si GEC P L E S S E Y OCTOBER 1997 S E M I C O N D U C T O R S DS3707 - 5.3 P D S P 16 116 16X16 BIT COMPLEX MULTIPLIER Supersedes October 1996 version, DS3707 - 4.2 The PDSP16116 contains four 1 6 x1 6 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF DS3707 16X16 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit

    FULL SUBTRACTOR using 41 MUX

    Abstract: DS3707 32 bit barrel shifter circuit diagram using multi bfp mark diode YI11 MT52L1G32D4PG-107 WT:B TR
    Text: MITEL PD SP16116 16 X 16 Bit Complex Multiplier SEMICONDUCTOR Supersedes O ctober 1996 version, DS3707 - 4.2 DS3707 - 5.3 O ctober 1997 The PDSP16116 contains four 16x16 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF SP16116 DS3707 PDSP16116 16x16 32-bit PDSP16116A PDSP16318A, 20MHz FULL SUBTRACTOR using 41 MUX 32 bit barrel shifter circuit diagram using multi bfp mark diode YI11 MT52L1G32D4PG-107 WT:B TR

    DS3707

    Abstract: No abstract text available
    Text: M ITEL PD SP16116 16 X 16 Bit Complex Multiplier SE M IC O N D U C T O R Supersedes October 1996 version, DS3707 - 4.2 DS3707 - 5.3 October 1997 The PDSP16116 contains four 1 6 x1 6 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF SP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit

    xlxx

    Abstract: xi12 YI11 yr03
    Text: P LESSEY SEMICONDUCTORS 13E D • 725 1513 OOlOObb 3 PLESSEY W Semiconductors ■ PDSP16112/PDSP16112A 16 x 12 BIT COMPLEX MULTIPLIER (SU P ER SED ES MARCH 1987 EDITION The PDSP16112/PDSP16112A w ill m ultiply a com plex (16 + 16) bit data word by a com plex (12 + 12) bit coefficient


    OCR Scan     		PDF PDSP16112/PDSP16112A PDSP16112/PDSP16112A 20MHz PDSP16112A) 10MHz PDSP16112) 20MHz AC120 7220S13 T-90-20 xlxx xi12 YI11 yr03

    Untitled

    Abstract: No abstract text available
    Text: GEC PLESSEY SENICONDS 43E PLESSEY SEM ICONDUCTORS J> • 37bôS5S 0Q155bl ■= M P L S B : PDSP16318/PDSP16318A COMPLEX ACCUMULATOR T h e P D S P 16318 c o n ta in s tw o in d e p e n d e n t 2 0 -b it A d d e r/S u b tra c to rs c o m b in e d w ith a c c u m u la to r registers


    OCR Scan     		PDF 0Q155bl 16318/PD 6318A PDSP16318As PDSP16112A 37bfi522 001240b T-90-20 28-LEAD 28-PIN

    ALU of 4 bit adder and subtractor

    Abstract: 4 bit binary full adder and subtractor PDSP16116 4 bit barrel shifter circuit for left shift radix-2 PDSP16116A PDSP16256 PDSP16318A PDSP16350 PDSP16510
    Text: L L iS S S U b J SEM ICO N DU CTO RS P D S P 1 6 1 1 6 / A 16 BY 16 BIT COMPLEX MULTIPLIER SUPERSEDES JAN UAR Y 1990 EDITION The PDSP16116A will multiply two complex (16+16) bit words every 50ns and can be configured to output the com­ plete complex (32+32) bit result within a single cycle. The data


    OCR Scan     		PDF PDSP16116 PDSP16116A PDSP16116/A 16x16 PDSP16318A, 20MHz PDSP16318As PDSP1601As ALU of 4 bit adder and subtractor 4 bit binary full adder and subtractor 4 bit barrel shifter circuit for left shift radix-2 PDSP16256 PDSP16318A PDSP16350 PDSP16510

    4 bit binary multiplier

    Abstract: No abstract text available
    Text: i i s s Q u in S E M IC O N D U C T O R S PDSP 1 6 1 1 6 / A 16 BY 16 BIT COMPLEX MULTIPLIER SUPERSEDES JANUARY 1990 EDITION The PDSP16116A will multiply two complex (16+16) bit words every 50ns and can be configured to output the com­ plete complex (32+32) bit result within a single cycle. The data


    OCR Scan     		PDF PDSP16116A PDSP16 16x16 6318A 20MHz PDSP16116 10MHz 4 bit binary multiplier

    Untitled

    Abstract: No abstract text available
    Text: JANUARY 1990 PILE SSEY S E M IC O N D U C T O R S : P D S P 1 6 1 1 6 / 1 6 1 1 6 A 16 BY 16 BIT COMPLEX MULTIPLIER Supersedes April 1989 Edition The PDSP16116A will multiply two complex (16+16) bit words every 50ns and can be configured to output the com­


    OCR Scan     		PDF PDSP16116A PDSP16116/A 16x16 PDSP16318A, 20MHz

    Untitled

    Abstract: No abstract text available
    Text: DIGITAL VIDEO & DIGITAL SIGNAL PROCESSING IC Handbook GEC P L E S S E Y SEMICONDUCTORS Foreword GEC Plessey Semiconductors has substantially increased its activities in Digital Video developments since the last issue of this handbook in December 1993 . A


    OCR Scan     		PDF 115th

    ALU of 4 bit adder and subtractor

    Abstract: SO45 8 bit full adder 74 TTL ALU of 4 bit adder and subtractor 16X16 AC84 PDSP16112 PDSP16318 D39K1 "Overflow detection"
    Text: PLESSEY S E M IC O N D U C T O R S : PDSP16318/PDSP16318A COMPLEX ACCUMULATOR T h e P D S P 1 6318 c o n ta in s tw o in d e p e n d e n t 2 0 -b it A d d e r/S u b tra c to rs co m b in e d w ith a c c u m u la to r registers and s h ift stru ctu re s. The fo u r p o rt a rch ite ctu re perm its fu ll


    OCR Scan     		PDF PDSP16318/PDSP16318A PDSP16318 20-bit 20MHz pdsp16318as pdsp16112a 256/js. PDSP16318/A PDSP16316/A. ALU of 4 bit adder and subtractor SO45 8 bit full adder 74 TTL ALU of 4 bit adder and subtractor 16X16 AC84 PDSP16112 D39K1 "Overflow detection"

    Untitled

    Abstract: No abstract text available
    Text: "NOT RECOMMENDED FOR NEW DESIGNS" GEC PLESSEY DS3706 - 2.3 PDSP16112/PDSP16112A 16 X 12 BIT COMPLEX MULTIPLIER Supersedes version in December 1993 Digital Video & Video Digital Signal Processing 1C Handbook, HB3923-1 The PDSP16112/PDSP16112A will multiply a complex


    OCR Scan     		PDF DS3706 PDSP16112/PDSP16112A HB3923-1) PDSP16112/PDSP16112A 20MHz PDSP16112A) 10MHz PDSP16112) 20MHz PDSP16112A

    Untitled

    Abstract: No abstract text available
    Text: PLESSEY SEMICONDUCTORS : PDSP16 3 1 8 /PDSP16 3 1 8 A COMPLEX ACCUMULATOR T h e P D S P 16318 c o n ta in s tw o in d e p e n d e n t 2 0 -b it A d d e r/S u b tra c to rs c o m b in e d w ith a c c u m u la to r registers a nd s h ift stru ctu re s. The fo u r p o rt a rc h ite c tu re p erm its fu ll


    OCR Scan     		PDF PDSP16318AS PDSP16112A SP16318/A PDSP16318 PDSP16318A