NOR16 Search Results

NOR16 Price and Stock

Filter by Manufacturer


Amperite Co 12ANOR1-60C Triggered Delay-On-Release, Time Delay Relay, Solid State Analog Circuitry, Relay Output, Compact Size \|Amperite 12ANOR1-60C
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Newark	12ANOR1-60C	Bulk			1	1 - 10 - 100 - 1000 - 10000 -	Buy Now
Relay Specialties	12ANOR1-60C				1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
Amperite Co 12DNOR.1-60C Triggered Delay-On-Release, Time Delay Relay, Solid State Analog Circuitry, Relay Output, Compact Size \|Amperite 12DNOR.1-60C
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Newark	12DNOR.1-60C	Bulk			1	1 - 10 - 100 - 1000 - 10000 -	Buy Now
Relay Specialties	12DNOR.1-60C				1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
Amperite Co 115ANOR.1-60SC Triggered Delay-On-Release, Time Delay Relay, Solid State Analog Circuitry, Relay Output, Compact Size \|Amperite 115ANOR.1-60SC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Newark	115ANOR.1-60SC	Bulk			1	1 - 10 - 100 - 1000 - 10000 -	Buy Now
Relay Specialties	115ANOR.1-60SC				1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
Amperite Co 115ANOR.1-60XC Time Delay Relay; Delay-on-Bre
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Relay Specialties	115ANOR.1-60XC				1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
Amperite Co 24DNOR.1-60C TDR; Delay on Break; 24 VDC1A SPST-NO; Adj; 0.1 s - 60 sReset; 1 Amp; .110 m sld term
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Relay Specialties	24DNOR.1-60C				1	1 - 10 - 100 - 1000 - 10000 -	Get Quote

NOR16 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
LC1 D12 wiring diagram Abstract: vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)	Original	PDF	DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005, XC5210, XC-DS501 X7706 XC5200 LC1 D12 wiring diagram vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE
CB4CLED Abstract: vhdl code for 2-bit BCD adder CB4CLE TTL 7400 CC16CLE cb4ce code D24E XC400XL CB2CE CB16CE Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_VIRTEX to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)	Original	PDF	DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005, XC5210, XC--90 CB4CLED vhdl code for 2-bit BCD adder CB4CLE TTL 7400 CC16CLE cb4ce code D24E XC400XL CB2CE CB16CE
X9265 Abstract: TTL 7400 CB16CE Xilinx counter cb16ce ldpe 868 X4027 CB4CLED X8906 Xilinx Unified Libraries Selection Guide PRISM GT Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)	Original	PDF	DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005llowing X9265 TTL 7400 CB16CE Xilinx counter cb16ce ldpe 868 X4027 CB4CLED X8906 Xilinx Unified Libraries Selection Guide PRISM GT
8 bit full adder Abstract: LD78 CDUD4 CBU12 266 XnOR GATE BI48 CBD12 FD51 mux24 MUX82 Text: ispLSI Macro Library Reference Manual Version 8.2 Technical Support Line: 1-800-LATTICE or 408 826-6002 IDE-ISPML-RM 8.2.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without	Original	PDF	1-800-LATTICE licT38 SRR11 SRR14 SRR18 SRR21 SRR24 SRR28 SRR31 SRR34 8 bit full adder LD78 CDUD4 CBU12 266 XnOR GATE BI48 CBD12 FD51 mux24 MUX82
DECODE16 Abstract: HB 00173 XC4000 XC5200 LD16CE DECODE32 X4977 Text: Technical Data R XC5200 Libraries Guide Supplement Preliminary v2.0 • May 1995 XACT XC5200 Libraries Guide The Xilinx logo and XACT are registered trademarks of Xilinx, Inc. All XC-prefix product designations are trademarks of Xilinx. The Programmable Logic Company and The	Original	PDF	XC5200 XC5200 DECODE16 HB 00173 XC4000 LD16CE DECODE32 X4977
vhdl code for a updown counter Abstract: vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder Text: ispEXPERT Compiler and Synplicity Design Manual Version 7.2 Technical Support Line: 1-800-LATTICE or 408 428-6414 ispDS1000SPY-UM Rev 7.2.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without	Original	PDF	1-800-LATTICE ispDS1000SPY-UM vhdl code for a updown counter vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder
asynchronous fifo vhdl Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024 Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: info@quicklogic.com	Original	PDF
NOR16 Abstract: E1 AMI HDB3 decoder CS61574A CS61575 Text: -XO ¶ &21 ,' 17,$/ CS61574A CS61575 T1/E1 Line Interface Features General Description • 4HE# 3!AND # 3CO MBINET HE COMPLETE ANALOG TRANSMITANDR ECEIVEL INEI NTERFACEF OR4OR % APPLICATIONSI NAL OWPOW ER PINDE VICEOPE RATING	Original	PDF	CS61574A CS61575 CS61574A DS154F3 NOR16 E1 AMI HDB3 decoder CS61575
Untitled Abstract: No abstract text available Text: -XO ¶ &21 ,' 17,$/ CS61574A CS61575 T1/E1 Line Interface General Description Features • ฀ ฀ • ฀ ฀ ฀ ฀ ฀ ฀ • ฀ • ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀ ฀	Original	PDF	CS61574A CS61575
8 bit full adder Abstract: "8 bit full adder" vhdl code for 8-bit serial adder ZF8.2 quad design motive FD31 MUX24 OD34E CBU441 OT11 Text: ispEXPERT Compiler and Viewlogic Design Manual Version 7.2 for PC Technical Support Line: 1-800-LATTICE or 408 428-6414 pDS2101-PC-UM Rev 7.2.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without	Original	PDF	1-800-LATTICE pDS2101-PC-UM 8 bit full adder "8 bit full adder" vhdl code for 8-bit serial adder ZF8.2 quad design motive FD31 MUX24 OD34E CBU441 OT11
figure of full adder circuit using nor gates Abstract: tristate buffer cmos LAH3 carry select adder 16 bit using fast adders full adder circuit using nor gates microprocessor radiation hard M2909 Text: Obsolescence Notice This product is obsolete. This information is available for your convenience only. For more information on Zarlink’s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/ MA9000 Series	Original	PDF	MA9000 DS3598-3 figure of full adder circuit using nor gates tristate buffer cmos LAH3 carry select adder 16 bit using fast adders full adder circuit using nor gates microprocessor radiation hard M2909
OSC52 Abstract: XC3000 XC3100A XC4000A XC4000E XC4025 XC5200 vq100 xilinx xc3000 xact reference guide Text: book : cover 1 Wed Jul 3 10:08:16 1996 R Release Document XACTstep Version 5.2/6.0 Synopsys October 1995 Read This Before Installation book : cover 2 Wed Jul 3 10:08:16 1996 Synopsys Xilinx Development System book : online i Wed Jul 3 10:08:16 1996 Installing Online Documentation	Original	PDF
XC2018 PC84 Abstract: DS401 XC3042 pc84 CORE i3 ARCHITECTURE CORE i3 INTERNAL ARCHITECTURE XC3020 PG120 PG156 xc4005 pg156 XC7000 Text: R Release Document Xilinx Synopsys Interface Version 3.3 Software, Interface, and Libraries June 1995 Read This Before Installation R Software Versions Program Version Program Version APR 5.1 XDelay 5.1 APRLOOP 5.1 XDM 5.1 HM2RPM 5.1 XEMake 5.1 LCA2XNF 5.1	Original	PDF
manual SPARTAN-3 XC3S400 evaluation kit Abstract: hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331 Text: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.7 August 19, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development	Original	PDF	UG331 guides/ug332 manual SPARTAN-3 XC3S400 evaluation kit hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331

tcl tv 21 schematic diagram Abstract: CDV 495 CXT8192 E1 AMI HDB3 decoder 600B CS61574 CS61574A CS61575 CS62180B HP3785A Text: CS61574A CS61575 T1/E1 Line Interface Features General Description • The CS61574A and CS61575 combine the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. Both devices support processorbased or stand-alone operation and interface with	Original	PDF	CS61574A CS61575 CS61574A CS61575 28-pin DS40DB3 tcl tv 21 schematic diagram CDV 495 CXT8192 E1 AMI HDB3 decoder 600B CS61574 CS62180B HP3785A
vhdl code for lcd of spartan3E Abstract: verilog code for Modified Booth algorithm vhdl code for rs232 receiver ge fanuc cpu 331 ug331 vhdl ethernet spartan 3a spartan 3e vga ucf barco 16 BIT ALU design with verilog/vhdl code TUTORIALS xilinx FFT Text: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.5 January 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	PDF	UG331 guides/ug332 vhdl code for lcd of spartan3E verilog code for Modified Booth algorithm vhdl code for rs232 receiver ge fanuc cpu 331 ug331 vhdl ethernet spartan 3a spartan 3e vga ucf barco 16 BIT ALU design with verilog/vhdl code TUTORIALS xilinx FFT
32 BIT ALU design with verilog/vhdl code Abstract: 16 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation ALU VHDL And Verilog codes TRANSISTOR SUBSTITUTION DATA BOOK XC2064 XC3000A XC3000L XC3090 XC3100A Text: Xilinx/ Synopsys Interface Guide Introduction to the Xilinx Synopsys Interface Getting Started Synthesizing Your Design Using Core Generator and LogiBLOX Simulating Your Design Using Files, Programs, and Libraries XSI Library Primitives Targeting Virtex Devices	Original	PDF	XC2064, XC3090, XC4005, XC5210, XC-DS501 32 BIT ALU design with verilog/vhdl code 16 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation ALU VHDL And Verilog codes TRANSISTOR SUBSTITUTION DATA BOOK XC2064 XC3000A XC3000L XC3090 XC3100A
full adder circuit using nor gates Abstract: D-latch DIL40 DIL48 half adder ttl half adder circuit using nor and nand gates microprocessor radiation hard datasheet SRDL DIL14 DIL16 Text: MA9000 Series MAY 1995 DS3598-3.4 MA9000 Series SILICON-ON-SAPPHIRE RADIATION HARD GATE ARRAYS The logic building block for the GPS double level metal CMOS/SOS gate arrays is a four transistor ‘cell-unit’ equivalent in size to a 2 input NAND gate. Back to back cellunits as illustrated, organised in rows, form the core of the	Original	PDF	MA9000 DS3598-3 full adder circuit using nor gates D-latch DIL40 DIL48 half adder ttl half adder circuit using nor and nand gates microprocessor radiation hard datasheet SRDL DIL14 DIL16
7474 D flip-flop Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy	Original	PDF
circuit diagram of full subtractor circuit Abstract: 266 XnOR GATE full subtractor circuit using nor gates CBD41 LD74 0-99 counter by using 4 dual jk flip flop xnor ne 5555 timer gray code 2-bit down counter LD78 Text: ispLSI Macro Library Reference Manual Version 8.0 Technical Support Line: 1-800-LATTICE or 408 428-6414 DSNEXP-ISPML-RM 8.0.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without	Original	PDF	1-800-LATTICE RF8X16 SPSR8X16 SRR11 SRR14 SRR18 SRR21 SRR24 SRR28 SRR31 circuit diagram of full subtractor circuit 266 XnOR GATE full subtractor circuit using nor gates CBD41 LD74 0-99 counter by using 4 dual jk flip flop xnor ne 5555 timer gray code 2-bit down counter LD78
RAM16X4D Abstract: x6456 X3799 X6543b XC5000 ADD4 IFD16 OFDX16 diode A3_7 CC16CLE X6306 Text: R ON LIN E LIBRARIES SUPPLEMENT G UI DE TABL E OF CONT ENT S GO T O OT HER BOOKS 0 4 0 1301 Copyright 1995 Xilinx Inc. All Rights Reserved. Contents Chapter 1 Introduction Supplement Contents . 1-1	Original	PDF	XC4000E XC5200) RAM16X4D x6456 X3799 X6543b XC5000 ADD4 IFD16 OFDX16 diode A3_7 CC16CLE X6306
UG331 Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a Text: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	PDF	UG331 guides/ug332 UG331 CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
synchronous inverter schematic ims 1600 Abstract: elcot tv kit circuit diagram iosq 050 pin diagram for IC cd 1619 cp in fm smd code transistor sd IL44 Z ET 439 IL44 transistor ksv3100a UTM ceramic RESISTOR 390 210-9 Text: CONFIGURABLE DESIGN PLD 1 S i 2 0 Regan Brampton, Tel: (4 1 6 Fax: (4 1 6 ) 9 • Si APPLICATION BOOK F P GA 9 LOGIC 4 Ì 4(I M A S S O C IA T E S Road, Unit 14 O ntario L 7 A 1C3 8 4 0 -6 0 6 6 8 4 0 -6 0 9 1 • GATE A R R A Y 1 9 9 5 iilmËL Atmel Programmable Logic Devices (PLDs)	OCR Scan	PDF	T22V10A T22V10AT22V10BAT22V10LAT22LV10AT22LV10LA TF22V10BA TF22V10BLA TF22V10B TF22V10BQLA T18V8ZA TF16V8BA TF16V8BLA TF16V8BQ synchronous inverter schematic ims 1600 elcot tv kit circuit diagram iosq 050 pin diagram for IC cd 1619 cp in fm smd code transistor sd IL44 Z ET 439 IL44 transistor ksv3100a UTM ceramic RESISTOR 390 210-9
Untitled Abstract: No abstract text available Text: GEC PLESSEY DS3598-3.4 MA9000 Series SILICON-ON-SAPPHIRE RADIATION HARD GATE ARRAYS The logic building block for the GPS double level metal C M O S /S O S ga te arrays is a fo u r tra n s is to r ‘c e ll-u n it’ equivalent in size to a 2 input NAND gate. Back to back cellunits as illustrated, organised in rows, form the core of the	OCR Scan	PDF	DS3598-3 MA9000 D0242bl 3Sx24nnnxxxxx 37bflS22 00242b2

NOR16 Search Results

NOR16 Price and Stock

Amperite Co 12ANOR1-60C

Amperite Co 12DNOR.1-60C

Amperite Co 115ANOR.1-60SC

Amperite Co 115ANOR.1-60XC

Amperite Co 24DNOR.1-60C

NOR16 Datasheets Context Search

LC1 D12 wiring diagram

CB4CLED

X9265

8 bit full adder

DECODE16

vhdl code for a updown counter

asynchronous fifo vhdl

NOR16

Untitled

8 bit full adder

figure of full adder circuit using nor gates

OSC52

XC2018 PC84

manual SPARTAN-3 XC3S400 evaluation kit

tcl tv 21 schematic diagram

vhdl code for lcd of spartan3E

32 BIT ALU design with verilog/vhdl code

full adder circuit using nor gates

7474 D flip-flop

circuit diagram of full subtractor circuit

RAM16X4D

UG331

synchronous inverter schematic ims 1600

Untitled