LVDS217 Search Results

LVDS217 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet August 14, 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz MIL-STD-883 50MHz, 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet June 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 50MHz 50MHz, 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz, 525Mbps 75MHz	PDF
UT54LVDS218 Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet October 28, 2008 FEATURES INTRODUCTION The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet September, 2006 FEATURES INTRODUCTION The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
LVDS218 Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet September 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz MIL-STD-883 50MHz, 48-lead LVDS218	PDF
Untitled Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
5962 38535 Abstract: No abstract text available Text: Standard Products UT54LVDS218 Deserializer Data Sheet May 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 50MHz 50MHz, 48-lead 5962 38535	PDF
US transmitter receiver Abstract: 54LVDS218 UT54LVDS218 LVDS217 LVDS218 Text: Standard Products UT54LVDS218 Deserializer Data Sheet October 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz, 50MHz 48-lead US transmitter receiver 54LVDS218 LVDS217 LVDS218	PDF
54LVDS218 Abstract: UT54LVDS218 LVDS217 marking RAD Text: Standard Products UT54LVDS218 Deserializer Data Sheet April, 2002 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 48-lead 54LVDS218 LVDS217 marking RAD	PDF
mark 3t1 Abstract: lvds228 PT-EP2C70-1 Cyclone II EP2C70 Text: Cyclone II EP2C70 Device Pin-Out PT-EP2C70-1.7 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or	Original	EP2C70 PT-EP2C70-1 mark 3t1 lvds228 Cyclone II EP2C70	PDF
54LVDS218 Abstract: LVDS217 Text: Standard Products UT54LVDS218 Deserializer Advanced Data Sheet February, 2002 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max	Original	UT54LVDS218 48-lead 54LVDS218 LVDS217	PDF
F896 Abstract: T25 4 J6 lvds228 EP2C70 Text: Pin Information for the Cyclone II EP2C70 Device Version 1.6 Note 1 , (2) Bank Number VREFB Group Pin Name / Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0	Original	EP2C70 F896 T25 4 J6 lvds228	PDF
54LVDS218 Abstract: UT54LVDS218 lvds217 Aeroflex UTMC lvds receiver LVDS218 Text: Standard Products UT54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz, 525Mbps 75MHz 54LVDS218 lvds217 Aeroflex UTMC lvds receiver LVDS218	PDF