Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LOGIC GATES PIN CONFIGURATION AND Search Results

    LOGIC GATES PIN CONFIGURATION AND Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    DCL541B01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: High / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542L01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: Low / Output enable Visit Toshiba Electronic Devices & Storage Corporation

    LOGIC GATES PIN CONFIGURATION AND Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    plhs18p8

    Abstract: No abstract text available
    Text: Signetics PLHS18P8A Programmable AND Array Logic 18x72x8 Military Standard Products Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The PLHS18P8A is a two-level logic ele­ ment consisting of 72 AND gates and 8 OR gates with fusible connections for pro­


    OCR Scan     		PDF PLHS18P8A 18x72x8) PLHS18P8A plhs18p8

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS08P QUADRUPLE 2-INPUT POSITIVE AND GATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS08P is a semiconductor integrated circuit consisting of four 2-input positive-logic AND gates, us­ able as negative-logic OR gates. FEATURES • High speed


    OCR Scan     		PDF M74AS08P M74AS08P

    logic gates pin configuration

    Abstract: PLHS18P8A pin configuration of logic gates logic gates pin configuration and
    Text: Product specification Signetics Military Standard Products Programmable AND array logic 18 x 72 x 8 PIN CONFIGURATION DESCRIPTION FEATURES The PLHS18P8A is a two-level logic element consisting of 72 AND gates and 8 OR gates with fusible connections for programming I/O


    OCR Scan     		PDF PLHS18P8A PLHS18P8A 20-Pin 300mil-wide PLHS18P8A/BRA PLHS18P8A/B2A PLHS18P8A/BSA logic gates pin configuration pin configuration of logic gates logic gates pin configuration and

    74AS1804

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs -*00°° M 74AS1804P HEX 2-INPUT NAND DRIVER DESCRIPTION The M74AS1804P is a semiconductor integrated circuit consisting of six 2-input positive-logic NAND buffer gates, usable as negative-logic NOR buffer gates. PIN CONFIGURATION TOP VIEW


    OCR Scan     		PDF 74AS1804P M74AS1804P 74AS1804

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs pS?< M74AS20P DUAL 4 -INPUT POSITIVE NAND G ATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS20P is a semiconductor integrated circuit consisting of two 4-input positive-logic NAND gates, us­ able as negative-logic NOR gates. FEATURES


    OCR Scan     		PDF M74AS20P M74AS20P

    M74AS02P

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS02P ŸŸ& 0 QUADRUPLE 2-INPUT POSITIVE NOR GATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS02P is a semiconductor integrated circuit consisting of four 2-input positive-logic NOR gates, us­ able as negative-logic NAND gates.


    OCR Scan     		PDF M74AS02P M74AS02P

    74AS1000

    Abstract: No abstract text available
    Text: MITSUBISHI A STTLs M 74AS1000AP QUADRUPLE 2-INPUT POSITIVE NAND DRIVER DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS1000AP is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND buffer gates, usable as negative-logic NOR buffer gates.


    OCR Scan     		PDF 74AS1000AP M74AS1000AP -----h75 74AS1000

    Untitled

    Abstract: No abstract text available
    Text: Signetics 82S153A PLS153A Field Programmable Logic Array (18x42x10) Military Customer Specific Products Signetics Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The 82S153A is a two-level logic element, consisting of 42 A N D gates and 10 O R


    OCR Scan     		PDF 82S153A PLS153A) 18x42x10) 82S153A

    26 SIGNETICS

    Abstract: No abstract text available
    Text: S ig n e t ic s PLS173 Field-Programmable Logic Array 22x42x10 Military Application Specific Products Slgnetlcs Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR


    OCR Scan     		PDF PLS173 22x42x10) PLS173 26 SIGNETICS

    74LS18P

    Abstract: No abstract text available
    Text: MITSUBISHI LSTTLs M 74LS 18P DUAL 4-IN P U T NAND SCHMITT TRIGGER DESCRIPTION The M 74LS 18P is a semiconductor integrated circuit PIN CONFIGURATION TOP VIEW containing tw o 4-input positive-logic N A N D gates having a schm itt trigger function and negative-logic N O R gates.


    OCR Scan     		PDF 500ns, b2LHfl27 0013Sbl 74LS18P

    Dual 4-input NAND Schmitt Trigger

    Abstract: M74LS13P M74ls14p 20-PIN
    Text: MITSUBISHI LSTTLs M74LS13P DUAL 4 -IN P U T NAND S C H M ITT TRIGGER DESCRIPTION The M 74LS 13P PIN CONFIGURATION TOP VIEW is a semiconductor integrated circuit containing tw o 4-inp ut positive-logic N A N D gates having a Schm itt trigger function and negative-logic NOR gates.


    OCR Scan     		PDF M74LS13P M74LS13P 16-PIN 20-PIN Dual 4-input NAND Schmitt Trigger M74ls14p

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI LSTTLs M74LS13P DUAL 4 -IN P U T NAND S C H M ITT TRIGGER DESCRIPTION The M 74LS 13P PIN CONFIGURATION TOP VIEW is a semiconductor integrated circuit containing tw o 4-inp ut positive-logic N A N D gates having a Schm itt trigger function and negative-logic NOR gates.


    OCR Scan     		PDF M74LS13P b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN

    74ls20 mitsubishi

    Abstract: No abstract text available
    Text: MITSUBISHI HIGH S P E E D CMOS M74HC20P/FP/DP DUAL 4-INPUT P O S IT IV E NAND GATE DESCRIPTION The M74HC20 is a semiconductor integrated circuit con­ sisting of two 4-input positive-logic NAND gates, usable as negative-logic NOR gates. PIN CONFIGURATION TOP VIEW


    OCR Scan     		PDF M74HC20P/FP/DP M74HC20 74LSTTL 14P2P 14-PIN 16P2P 16-PIN 20P2V 20-PIN 74ls20 mitsubishi

    Untitled

    Abstract: No abstract text available
    Text: GD54/74S08 QUADRUPLE 2-INPUT POSITIVE AND GATES Description Pin Configuration This device contains four independent 2-input AND gates. It performs the Boolean functions Y = A » B or Y = A + B in positive logic. Function Tabie each gate INPUT A O U T PU T


    OCR Scan     		PDF GD54/74S08

    Untitled

    Abstract: No abstract text available
    Text: PLS173 Slgnetics Field-Programmable Logic Array 22x42x10 Military Application Specific Products Signetics Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES T h e P L S 1 7 3 is a two-level logic elem ent consisting of 4 2 A N D gates and 10 O R


    OCR Scan     		PDF PLS173 22x42x10)

    plhs18p8

    Abstract: PLHS18 PLHS18P8A
    Text: Signetics Military Standard Products PLHS18P8A Programmable AND Array Logic 18x72x8 Product Specification PIN CONFIGURATION DESCRIPTION FE A TU R E S The PLHS18P8A is a two-level logic ele­ ment consisting of 72 ANDgates and SOR gates with fusible connections for pro­


    OCR Scan     		PDF PLHS18P8A PLHS18P8A 18x72x8) plhs18p8 PLHS18

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS1808P HEX 2-IN PU T AND DRIVER DESCRIPTION The M 7 4A S 1 808 P is a sem iconductor integrated circuit PIN CONFIGURATION TOP VIEW consisting of six 2-input positive-logic A N D buffer gates, usable as n egative-log ic OR buffer gates.


    OCR Scan     		PDF M74AS1808P

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M 74AS1008AP QUADRUPLE 2-INPUT POSITIVE AND DRIVER DESCRIPTION PIN CONFIGURATION TOP VIEW The M 7 4A S 1 008 A P is a sem iconductor integrated circuit consisting of four 2-input positive-logic AND buffer gates, usable as n e g ative-log ic OR buffer gates.


    OCR Scan     		PDF 74AS1008AP

    Untitled

    Abstract: No abstract text available
    Text: GD54/74S51 DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES Description Pin Configuration This device contains two independent combinations of gates each of which performs the logic AND-ORINVERT function. MAKE N O EXTERNAL CO NNECTIO N V Cc 1B 1D 1C 1Y Y=AB+C D Function Table


    OCR Scan     		PDF GD54/74S51

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS21P i DUAL 4 -INPUT POSITIVE AND GATE DESCRIPTION T he PIN CONFIGURATION TOP VIEW M 74A S 21P is a sem iconductor integrated circuit consisting of two 4-inp ut positive-logic A N D gates, us­ ab le as n egative-log ic OR gates. FEATURES


    OCR Scan     		PDF M74AS21P -----t-75

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS09 QUADRUPLE 2-INPUT POSITIVE AND GATES WITH OPEN-COLLECTOR OUTPUTS Description Pin Configuration This d evice contains four ind epen den t 2-input AND gates. It performs the Boolean functions Y = A • B or Y = A + B in positive logic. T h e open-collector out­


    OCR Scan     		PDF GD54/74LS09

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS15 TRIPLE 3-INPUT POSITIVE AND GATES WITH OPEN-COLLECTOR OUTPUTS Description Pin Configuration This d evice contains th ree ind epen den t gates each of w hich perform s the logic AND function. Y = A B C T he o p en-collector outputs require external pull-up


    OCR Scan     		PDF GD54/74LS15

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS832BP HEX 2-IN PU T OR DRIVER DESCRIPTION The M 74A S 832B P is a sem iconductor integrated circuit PIN CONFIGURATION TOP VIEW consisting of six 2-input positive-logic OR buffer gates, usable as negative-log ic A N D buffer gates.


    OCR Scan     		PDF M74AS832BP --50Q

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Description Pin Configuration This device contains four independent 2-input NOR gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. VCc 4Y 4B 4A 3Y 3B 3A Function Table INPUTS OUTPUT


    OCR Scan     		PDF GD54/74LS02