Untitled
Abstract: No abstract text available
Text: KM716V689 64Kx16 Synchronous SRAM 64K X 16-Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • Synchronous Operation. The KM716V689 is a 1,048,576-bit Synchronous Static • 2 Stage Pipelined operation with 4 Burst Random • On-Chip Address Counter.
|
OCR Scan
|
PDF
|
KM716V689
64Kx16
16-Bit
KM716V689
576-bit
i486/Pentium
0D2401S
|
Untitled
Abstract: No abstract text available
Text: KM716V689 64Kx16 Synchronous SRAM 64K X 16-Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • Synchronous O peration. The K M 716V689 is a 1,048,576-bit S ynchronous Static • 2 Stage Pipelined operation with 4 Burst R andom • O n-Chip Address Counter.
|
OCR Scan
|
PDF
|
KM716V689
64Kx16
16-Bit
/--A16
|
KM616V4002A
Abstract: 6161002 ER255 KM732V589
Text: TABLE OF CONTENTS I. FUNCTION GUIDE 1. Product Guide. 11 2. Ordering Inform ation. 15
|
OCR Scan
|
PDF
|
KM62256C
128Kx
KM68512A
KM681000B
KM681000C2
KM718B90
KM718BV87AT
KM732V588
KM732V589/L.
KM716V689
KM616V4002A
6161002
ER255
KM732V589
|
KM616U1000BL-L
Abstract: No abstract text available
Text: MEMORY ICs FUNCTION GUIDE 1. Low Power SRAM 5V Operation Den. 256K Org. 32K X 8 Op. Temp Speed KM62256CL KM62256CL-L 0 -7 0 ’ C 4 5/55/70 KM62256CLE -2 5 -8 5 =C KM62256CLI KM62256CLI-L -4 0 -8 5 °C 1M 64K X 8 KM68512CL KM68512CL-L 0 -7 0 ‘ C KM68512CLI
|
OCR Scan
|
PDF
|
KM62256CL
KM62256CL-L
KM62256CLE
KM62256CLE-L
KM62256CLI
KM62256CLI-L
28-TSOP
28-DIP
28-SOP
KM68512CL
KM616U1000BL-L
|
D53123
Abstract: KMM764V72G7-15
Text: KMM764V72G7 SRAM MODULE 512KB SPB SRAM Module Single Bank Operation PIN CONFIGURATION (Top View) FEATURES Implemented based on COAST 3.1 Supports Interleave Burst and Linear Burst Mode Single Bank Operation Zero-wait-state operation at 75/66MHz TTL compatible inputs/outputs
|
OCR Scan
|
PDF
|
KMM764V72G7
512KB
75/66MHz
160-pin
KMM764V72G7-13/15
35Access
KMM764V72G7-15
D53123
|
KMM764V72G2-15
Abstract: u62n u58 136
Text: KMM764V72G2 SRAM MODULE 512KB SPB SRAM Module Single Bank Operation PIN CONFIGURATION (Top View) FEATURES Implemented based on COAST 3.1 Supports Interleave Burst and Linear Burst Mode Single Bank Operation Zero-wait-state operation at 75/66MHz TTL compatible inputs/outputs
|
OCR Scan
|
PDF
|
KMM764V72G2
512KB
75/66MHz
160-pin
1130mil)
KMM764V72G2-13/15
KMM764V72G2-15
u62n
u58 136
|