Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    JESD815 Search Results

    JESD815 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    ep4cgx30f484

    Abstract: EP4CE115 CYIV-5V1-1 EP4CGX EP4CE55 EP4CE15 sigma delta lcd screen lvds 40 pin diagram ep4ce22 ep4ce40
    Text: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.5 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: TPS51200 www.ti.com SLUS812 – FEBRUARY 2008 SINK/SOURCE DDR TERMINATION REGULATOR FEATURES APPLICATIONS • Input Voltage: Supports 2.5-V Rail and 3.3-V Rail • VLDOIN Voltage Range: 1.1 V to 3.5 V • Sink/Source Termination Regulator Includes Droop Compensation


    Original     		TPS51200 SLUS812 10-mA PDF

    Untitled

    Abstract: No abstract text available
    Text: TPS51200-Q1 www.ti.com SLUS984 – NOVEMBER 2009 SINK/SOURCE DDR TERMINATION REGULATOR Check for Samples: TPS51200-Q1 FEATURES APPLICATIONS • • • 1 2 • • • • • • • • • • • • Qualified for Automotive Applications Input Voltage: Supports 2.5-V Rail and 3.3-V


    Original     		TPS51200-Q1 SLUS984 10-mA PDF

    IS43DR16128

    Abstract: IS46DR16128 IS43DR16128-3DBL IS43DR16128-3DBI
    Text: IS43/46DR16128 SEPTEMBER 2012 2Gb x16 DDR2 SDRAM FEATURES • • • • • • • • • • • • • • • Clock frequency up to 333MHz (667 MT/s Data Rate) 8 internal banks for concurrent operation 4-bit prefetch architecture Programmable CAS Latency: 3, 4, 5, 6 and 7


    Original     		IS43/46DR16128 333MHz cycles/64 option3DR16128-3DBI 128Mb 84-ball DDR2-667D IS46DR16128-3DBLA1 IS43DR16128 IS46DR16128 IS43DR16128-3DBL IS43DR16128-3DBI PDF

    sony cmos sensor imx 175

    Abstract: sony IMX 132 CMOS Sony IMX 183 sony IMX 145 image sensor DDR21 imx cmos sony sony IMX 140 sensor sony cmos sensor imx 071
    Text: Document Number: MCIMX35SR2CEC Rev. 8, 04/2010 MCIMX35 i.MX35 Applications Processors for Industrial and Consumer Products Package Information Plastic package Case 5284 17 x 17 mm, 0.8 mm Pitch Silicon Revisions 2.0 and 2.1 Ordering Information See Table 1 on page 3 for ordering information.


    Original     		MCIMX35SR2CEC MCIMX353CVM5B, MCIMX353DVM5B, MCIMX357CVM5B, MCIMX357DVM5B. MCIMX35 MX353 MX357 ARM1136JF-S sony cmos sensor imx 175 sony IMX 132 CMOS Sony IMX 183 sony IMX 145 image sensor DDR21 imx cmos sony sony IMX 140 sensor sony cmos sensor imx 071 PDF

    DDR4 pcb layout guidelines

    Abstract: DDR3 pcb layout motherboard DDR3 pcb layout DIMM DDR4 socket pcb layout design mobile DDR DDR4 DIMM SPD JEDEC DDR4 jedec
    Text: TPS51200 www.ti.com SLUS812 – FEBRUARY 2008 SINK/SOURCE DDR TERMINATION REGULATOR FEATURES APPLICATIONS • Input Voltage: Supports 2.5-V Rail and 3.3-V Rail • VLDOIN Voltage Range: 1.1 V to 3.5 V • Sink/Source Termination Regulator Includes Droop Compensation


    Original     		TPS51200 SLUS812 10-mA DDR4 pcb layout guidelines DDR3 pcb layout motherboard DDR3 pcb layout DIMM DDR4 socket pcb layout design mobile DDR DDR4 DIMM SPD JEDEC DDR4 jedec PDF

    samsung EMMC user guide

    Abstract: Jedec lpddr2 samsung lpddr2 Mobile RAM samsung eMMC 4.5 MX53UG n78c AMBA AXI dma controller designer user guide lpddr2 layout SONY VTR M15 DIAGRAM DDR3 jedec
    Text: Freescale Semiconductor Data Sheet: Advance Information Document Number: IMX53AEC Rev. 4, 11/2011 MCIMX53xA i.MX53xA Automotive and Infotainment Applications Processors Package Information Plastic Package Case TEPBGA-2 19 x 19 mm, 0.8 mm pitch Ordering Information


    Original     		IMX53AEC MCIMX53xA MX53xA MX53xA) 1080i/p samsung EMMC user guide Jedec lpddr2 samsung lpddr2 Mobile RAM samsung eMMC 4.5 MX53UG n78c AMBA AXI dma controller designer user guide lpddr2 layout SONY VTR M15 DIAGRAM DDR3 jedec PDF

    Samsung eMMC 4.41

    Abstract: LPDDR2 SDRAM samsung i.MX53 USB_OTG emmc spec samsung samsung EMMC user guide samsung lpddr2 eMMC 4.4 Jedec lpddr2 sahara lcd monitor circuit diagram free
    Text: Freescale Semiconductor Data Sheet: Advance Information Document Number: IMX53AEC Rev. 3, 7/2011 MCIMX53xA i.MX53xA Automotive and Infotainment Applications Processors Package Information Plastic Package Case TEPBGA-2 19 x 19 mm, 0.8 mm pitch Ordering Information


    Original     		IMX53AEC MCIMX53xA MX53xA MX53xA) 1080i/p Samsung eMMC 4.41 LPDDR2 SDRAM samsung i.MX53 USB_OTG emmc spec samsung samsung EMMC user guide samsung lpddr2 eMMC 4.4 Jedec lpddr2 sahara lcd monitor circuit diagram free PDF

    pin vga CRT pinout

    Abstract: samsung* lpddr2 LPDDR2-800 i.MX53 PCIMX535DVV1C emmc DDR pcb layout Samsung eMMC 4.41 LPDDR2 PoP JESD209-2 flexcan2
    Text: Freescale Semiconductor Data Sheet: Advance Information Document Number: IMX53CEC Rev. 3, 7/2011 MCIMX53xD i.MX53xD Applications Processors for Consumer Products Package Information Plastic Package Case TEPBGA-2 19 x 19 mm, 0.8 mm pitch Case FC-PBGA PoP 12 x 12 mm


    Original     		IMX53CEC MCIMX53xD MX53xD pin vga CRT pinout samsung* lpddr2 LPDDR2-800 i.MX53 PCIMX535DVV1C emmc DDR pcb layout Samsung eMMC 4.41 LPDDR2 PoP JESD209-2 flexcan2 PDF

    Untitled

    Abstract: No abstract text available
    Text: IS43/46DR16128A PRELIMINARY INFORMATION OCTOBER 2013 2Gb x16 DDR2 SDRAM FEATURES •              Clock frequency up to 333MHz 8 internal banks for concurrent operation 4-bit prefetch architecture Programmable CAS Latency: 3, 4, 5, 6 and 7


    Original     		IS43/46DR16128A 333MHz cycles/64 128Mb 84-ball IS46DR16128A DDR2-667D PDF

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY V59C1G01 408/808/168 QA HIGH PERFORMANCE 1Gbit DDR2 SDRAM 8 BANKS X 32Mbit X 4 (408) 8 BANKS X 16Mbit X 8 (808) 8 BANKS X 8Mbit X 16 (168) 3 25A 25 19A DDR2-667 DDR2-800 DDR2-800 DDR2-1066 Clock Cycle Time (tCK3) 5ns 5ns 5ns 5ns Clock Cycle Time (tCK4)


    Original     		V59C1G01 32Mbit 16Mbit DDR2-667 DDR2-800 DDR2-1066 875ns PDF

    Untitled

    Abstract: No abstract text available
    Text: V59C1G02168QBP HIGH PERFORMANCE 2Gbit DDR2 SDRAM 8 BANKS X 16Mbit X 16 3 25A 25 DDR2-667 DDR2-800 DDR2-800 Clock Cycle Time tCK3 5ns 5ns 5ns Clock Cycle Time (tCK4) 3.75ns 3.75ns 3.75ns Clock Cycle Time (tCK5) 3ns 3ns 2.5ns Clock Cycle Time (tCK6) 3ns 2.5ns


    Original     		V59C1G02168QBP 16Mbit DDR2-667 DDR2-800 V59C1G02168QBP PDF

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY V59C1G01 408/808/168 QA HIGH PERFORMANCE 1Gbit DDR2 SDRAM 8 BANKS X 32Mbit X 4 (408) 8 BANKS X 16Mbit X 8 (808) 8 BANKS X 8Mbit X 16 (168) 5 37 3 25 18 DDR2-400 DDR2-533 DDR2-667 DDR2-800 DDR2-1066 Clock Cycle Time (tCK3) 5ns 5ns 5ns 5ns 5ns Clock Cycle Time (tCK4)


    Original     		V59C1G01 32Mbit 16Mbit DDR2-400 DDR2-533 DDR2-667 DDR2-800 DDR2-1066 875ns PDF

    Untitled

    Abstract: No abstract text available
    Text: V59C1G02168QBP HIGH PERFORMANCE 2Gbit DDR2 SDRAM 8 BANKS X 16Mbit X 16 3 25A 25 DDR2-667 DDR2-800 DDR2-800 Clock Cycle Time tCK3 5ns 5ns 5ns Clock Cycle Time (tCK4) 3.75ns 3.75ns 3.75ns Clock Cycle Time (tCK5) 3ns 3ns 2.5ns Clock Cycle Time (tCK6) - 2.5ns


    Original     		V59C1G02168QBP 16Mbit DDR2-667 DDR2-800 V59C1G02168QBP PDF

    Untitled

    Abstract: No abstract text available
    Text: V59C1G01 808/168 QC HIGH PERFORMANCE 1Gbit DDR2 SDRAM 8 BANKS X 16Mbit X 8 (808) 8 BANKS X 8Mbit X 16 (168) 37 3 25A 25 19A DDR2-533 DDR2-667 DDR2-800 DDR2-800 DDR2-1066 Clock Cycle Time (tCK3) 5ns 5ns 5ns 5ns 5ns Clock Cycle Time (tCK4) 3.75ns 3.75ns 3.75ns


    Original     		V59C1G01 16Mbit DDR2-533 DDR2-667 DDR2-800 DDR2-1066 875ns PDF

    9.1 b3

    Abstract: No abstract text available
    Text: PRELIMINARY V59C1256 404/804/164 QA HIGH PERFORMANCE 256Mbit DDR2 SDRAM 4 BANKS X 16Mbit X 4 (404) 4 BANKS X 8Mbit X 8 (804) 4 BANKS X 4Mbit X 16 (164) 37 3 25A 25 DDR2-533 DDR2-667 DDR2-800 DDR2-800 Clock Cycle Time (tCK3) 5ns 5ns 5ns 5ns Clock Cycle Time (tCK4)


    Original     		V59C1256 256Mbit 16Mbit DDR2-533 DDR2-667 DDR2-800 9.1 b3 PDF

    is46dr32801a-5bbla1

    Abstract: 126-ball IS46DR32801A
    Text: IS43DR32800A, IS43/46DR32801A 8Mx32 256Mb DDR2 DRAM FEATURES • Vdd = 1.8V ±0.1V, Vddq = 1.8V ±0.1V • JEDEC standard 1.8V I/O SSTL_18-compatible • Double data rate interface: two data transfers per clock cycle • Differential data strobe (DQS, DQS)


    Original     		IS43DR32800A, IS43/46DR32801A 8Mx32 256Mb 18-compatible) DDR2-667D IS43DR32801A-3DBLI DDR2-533C IS43DR32801A-37CBLI DDR2-400B is46dr32801a-5bbla1 126-ball IS46DR32801A PDF

    IS43DR83200A

    Abstract: IS43DR16160A-3DBLI datasheet IS43DR16160A-37CBLI IS43DR83200A-37CBLI IS43DR32160A DDR2 x32
    Text: IS43DR83200A IS43/46DR16160A, IS43DR32160A 32Mx8, 16Mx16, 16Mx32 stacked die DDR2 DRAM FEATURES • Vdd = 1.8V ±0.1V, Vddq = 1.8V ±0.1V • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Double data rate interface: two data transfers per clock cycle


    Original     		IS43DR83200A IS43/46DR16160A, IS43DR32160A 32Mx8, 16Mx16, 16Mx32 18-compatible) IS43DR32160A-37CBLI 400Mhz IS43DR32160A-5BBLI IS43DR83200A IS43DR16160A-3DBLI datasheet IS43DR16160A-37CBLI IS43DR83200A-37CBLI IS43DR32160A DDR2 x32 PDF

    DDR3 pcb layout motherboard

    Abstract: DDR3 pcb layout guide DDR4 pcb layout guidelines DDR3 pcb layout TPS51200-Q1 DDR3 pcb layout guidelines lpddr3 TPS51200-EVM
    Text: TPS51200-Q1 www.ti.com SLUS984A – NOVEMBER 2009 – REVISED APRIL 2012 SINK/SOURCE DDR TERMINATION REGULATOR Check for Samples: TPS51200-Q1 FEATURES APPLICATIONS • • • 1 2 • • • • • • • • • • • • Qualified for Automotive Applications


    Original     		TPS51200-Q1 SLUS984A 10-mA DDR3 pcb layout motherboard DDR3 pcb layout guide DDR4 pcb layout guidelines DDR3 pcb layout TPS51200-Q1 DDR3 pcb layout guidelines lpddr3 TPS51200-EVM PDF

    sony cmos sensor imx 175

    Abstract: sony CMOS sensor imx 135 MCIMX357 MCIMX353 SS44 marking Sony imx 145 free ba 4918 sony IMX 132 MCIMX355 MCIMX35SR2CEC
    Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: MCIMX35SR2CEC Rev. 10, 06/2012 IMX35 i.MX35 Applications Processors for Industrial and Consumer Products 1 Introduction The i.MX353 and the i.MX357 multimedia applications processors represent the next generation of ARM11


    Original     		MCIMX35SR2CEC IMX35 MX353 MX357 ARM11 ARM1136JF-S sony cmos sensor imx 175 sony CMOS sensor imx 135 MCIMX357 MCIMX353 SS44 marking Sony imx 145 free ba 4918 sony IMX 132 MCIMX355 PDF

    EP4CE15

    Abstract: F169 Texas Instruments Cyclone IV EP4C Series Power Reference Designs ep4ce40 CYIV-5V1-1 4CGX75 V-by-One n148 TYPE SKP 38 CL 9001 ep4cgx30f484
    Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.6 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF

    arco ss32 capacitor

    Abstract: timer after time-ON MCIMX251 121 MAPBGA 8 mm x 8 mm ARM9 400mhz dallas ds2502 LCD for mobile phone CMOS Camera Module CSI pbijtov18 434 8pins
    Text: Freescale Semiconductor Data Sheet: Technical Data i.MX25 Applications Processor for Automotive Products Document Number: IMX25AEC Rev. 9, 06/2012 MCIMX25 Silicon Version 1.2 Package Information Plastic package Case 5284 17 x 17 mm, 0.8 mm Pitch 1 Introduction


    Original     		IMX25AEC MCIMX25 arco ss32 capacitor timer after time-ON MCIMX251 121 MAPBGA 8 mm x 8 mm ARM9 400mhz dallas ds2502 LCD for mobile phone CMOS Camera Module CSI pbijtov18 434 8pins PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    ttl to mini-lvds

    Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
    Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices


    Original     		PDF