Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DRW44 Search Results

    DRW44 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    IDT82V8313

    Abstract: MX12 MX23 mux E1
    Text: 3.3 VOLT M13 MULTIPLEXER IDT82V8313 Version 6 September 25, 2009 6024 Silver Creek Valley Road, San Jose, CA 95138 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775 Printed in U.S.A. 2009 Integrated Device Technology, Inc DISCLAIMER


    Original
    PDF IDT82V8313 IDT82V8313 MX12 MX23 mux E1

    D39-0

    Abstract: No abstract text available
    Text: 2.5V MULTI-QUEUE DDR FLOW-CONTROL DEVICES 40 BITS WIDE WITH FIXED 4 QUEUES 8,192 x 40 x 4, 16,384 x 40 x 4 and 32,768 x 40 x 4 • • • FEATURES • • • • • • • • • • • The multi-queue DDR flow-control device contains 4 Queues each queue has a fixed size of:


    Original
    PDF IDT72T51248 IDT72T51258 IDT72T51268 200MHz 100MHz Da72T51268 6159drw45 D39-0

    Untitled

    Abstract: No abstract text available
    Text: 3.3 VOLT M13 MULTIPLEXER IDT82V8313 Version 2 March 15, 2004 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • • FAX: (408) 492-8674 Printed in U.S.A. 2004 Integrated Device Technology, Inc. DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance


    Original
    PDF IDT82V8313

    diode in40

    Abstract: Diode Mark ON B14 Q127 xn13
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 128 QUEUES 40 BIT WIDE CONFIGURATION IDT72P51767 IDT72P51777 5,242,880 bits 10,485,760 bits FEATURES • • • • • • • • • • • • Choose from among the following memory density options: IDT72P51767  Total Available Memory = 5,242,880 bits


    Original
    PDF IDT72P51767 IDT72P51777 IDT72P51767: IDT72P51777: acce72P51767 72P51777 drw79 diode in40 Diode Mark ON B14 Q127 xn13

    CLK12

    Abstract: IDT82V8313 MX12 MX23 GR 733 512 CJ3
    Text: 3.3 VOLT M13 MULTIPLEXER IDT82V8313 Version 1 December 15, 2003 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • • FAX: (408) 492-8674 Printed in U.S.A. 2003 Integrated Device Technology, Inc. DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance


    Original
    PDF IDT82V8313 CLK12 IDT82V8313 MX12 MX23 GR 733 512 CJ3

    Untitled

    Abstract: No abstract text available
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 128 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits 4,718,592 bits • FEATURES • • • • • • • • • Choose from among the following memory density options: IDT72P51749  Total Available Memory = 1,179,648 bits


    Original
    PDF IDT72P51749 IDT72P51759 IDT72P51769 IDT72P51749 IDT72P51759 IDT72P51749: IDT72P51759: IDT72P51769: BB256-1)

    Untitled

    Abstract: No abstract text available
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits 4,718,592 bits • FEATURES • • • • • • • • • Choose from among the following memory density options: IDT72P51339  Total Available Memory = 589,824 bits


    Original
    PDF IDT72P51339 IDT72P51349 IDT72P51359 IDT72P51369 IDT72P51339: IDT72P51349: IDT72P51359: IDT72P51369: 72P51339 72P51349

    TAA 611 T12

    Abstract: x48 chipset IDT72T6360 IDT72T6480 D25N3
    Text: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 48 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM FEATURES • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    PDF 128Mb 256Mb BB324) 72T6480 drw45 TAA 611 T12 x48 chipset IDT72T6360 IDT72T6480 D25N3

    IDT72T51248

    Abstract: IDT72T51258 IDT72T51268
    Text: 2.5V MULTI-QUEUE DDR FLOW-CONTROL DEVICES 40 BITS WIDE WITH FIXED 4 QUEUES 8,192 x 40 x 4, 16,384 x 40 x 4 and 32,768 x 40 x 4 FEATURES • • • • • • • • • • • • • • The multi-queue DDR flow-control device contains 4 Queues each queue has a fixed size of:


    Original
    PDF IDT72T51248 IDT72T51258 IDT72T51268 200MHz 100MHz 6159drw45

    XN07

    Abstract: Q127 wd2m
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 128 QUEUES 40 BIT WIDE CONFIGURATION IDT72P51767 IDT72P51777 5,242,880 bits 10,485,760 bits FEATURES • • • • • • • • • • • • Choose from among the following memory density options: IDT72P51767 ⎯ Total Available Memory = 5,242,880 bits


    Original
    PDF IDT72P51767 IDT72P51777 IDT72P51767: IDT72P51777: drw79 XN07 Q127 wd2m

    PAE2-R13

    Abstract: IDT72T51436 IDT72T51446 IDT72T51456
    Text: PRELIMINARY IDT72T51436 IDT72T51446 IDT72T51456 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    PDF IDT72T51436 IDT72T51446 IDT72T51456 72T51436 72T51446 72T51456 drw44 PAE2-R13 IDT72T51436 IDT72T51446 IDT72T51456

    Untitled

    Abstract: No abstract text available
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits 4,718,592 bits • FEATURES • • • • • • • • • Choose from among the following memory density options: IDT72P51339  Total Available Memory = 589,824 bits


    Original
    PDF IDT72P51339 IDT72P51349 IDT72P51359 IDT72P51369 IDT72P51339: IDT72P51349: IDT72P51359: IDT72P51369: 72P51339 72P51349

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY IDT72T51248 IDT72T51258 IDT72T51268 2.5V MULTI-QUEUE DDR FLOW-CONTROL DEVICES 40 BITS WIDE WITH FIXED 4 QUEUES 8,192 x 40 x 4, 16,384 x 40 x 4 and 32,768 x 40 x 4 • • • • FEATURES • • • • • • • • • • The multi-queue DDR flow-control device contains 4 Queues


    Original
    PDF IDT72T51248 IDT72T51258 IDT72T51268 200MHz 400Mbps BB324-1) 72T51248

    Untitled

    Abstract: No abstract text available
    Text: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM FEATURES • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    PDF 128Mb 256Mb BB324) 72T6360

    Diode Mark ON B14

    Abstract: Q127 T6714
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 128 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits 4,718,592 bits FEATURES • • • • • • • • • • Choose from among the following memory density options: IDT72P51749  Total Available Memory = 1,179,648 bits


    Original
    PDF IDT72P51749 IDT72P51759 IDT72P51769 IDT72P51749: IDT72P51759: IDT72P51769: drw79 Diode Mark ON B14 Q127 T6714

    IDT72T51248

    Abstract: IDT72T51258 IDT72T51268
    Text: PRELIMINARY IDT72T51248 IDT72T51258 IDT72T51268 2.5V MULTI-QUEUE DDR FLOW-CONTROL DEVICES 40 BITS WIDE WITH FIXED 4 QUEUES 8,192 x 40 x 4, 16,384 x 40 x 4 and 32,768 x 40 x 4 • • • • FEATURES • • • • • • • • • • The multi-queue DDR flow-control device contains 4 Queues


    Original
    PDF IDT72T51248 IDT72T51258 IDT72T51268 IDT72T51248 IDT72T51258 IDT72T51268 200MHz 400Mbps BB324-1) 72T51248

    TAA 611 T12

    Abstract: 72T6480 BA1-B11 d25n3 BA0-C11 k4h561638f A11-C10 q35t Q35T1 A7D9
    Text: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 48 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    PDF 128Mb 256Mb drw44 BB324) 72T6480 drw45 TAA 611 T12 72T6480 BA1-B11 d25n3 BA0-C11 k4h561638f A11-C10 q35t Q35T1 A7D9

    16GB

    Abstract: 40x4
    Text: 2.5V MULTI-QUEUE DDR FLOW-CONTROL DEVICES 40 BITS WIDE WITH FIXED 4 QUEUES 8,192 x 40 x 4, 16,384 x 40 x 4 and 32,768 x 40 x 4 • • • • FEATURES • • • • • • • • • • The multi-queue DDR flow-control device contains 4 Queues each queue has a fixed size of:


    Original
    PDF IDT72T51248 IDT72T51258 IDT72T51268 200MHz 400Mbps 72T51248 72T51258 72T51268 6159drw45 16GB 40x4

    72T6480

    Abstract: dsc-6358 IDT72T6360 IDT72T6480 D2312
    Text: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 48 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM FEATURES • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    PDF 128Mb 256Mb 133MHz IDT72T6480 x48in x48out x24out x12out 72T6480 dsc-6358 IDT72T6360 IDT72T6480 D2312

    Untitled

    Abstract: No abstract text available
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits 4,718,592 bits FEATURES • • • • • • • • • • Choose from among the following memory density options: IDT72P51539 ⎯ Total Available Memory = 589,824 bits


    Original
    PDF IDT72P51539 IDT72P51549 IDT72P51559 IDT72P51569 IDT72P51539: IDT72P51549: IDT72P51559: IDT72P51569: drw79

    Untitled

    Abstract: No abstract text available
    Text: 1.8V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits 4,718,592 bits • FEATURES • • • • • • • • • Choose from among the following memory density options: IDT72P51539  Total Available Memory = 589,824 bits


    Original
    PDF IDT72P51539 IDT72P51549 IDT72P51559 IDT72P51569 IDT72P51539: IDT72P51549: IDT72P51559: IDT72P51569: 72P51539 72P51549

    IDT72T51546

    Abstract: IDT72T51556 drw22
    Text: ADVANCE INFORMATION 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits • • FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    PDF IDT72T51546 IDT72T51556 32Qay BB256-1) 72T51546 72T51556 drw44 IDT72T51546 IDT72T51556 drw22

    IDT72T6360

    Abstract: IDT72T6480 2x16Mb
    Text: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    PDF 128Mb 256Mb BB324) 72T6360 IDT72T6360 IDT72T6480 2x16Mb

    CLK12

    Abstract: IDT82V8313 MX12 MX23
    Text: 3.3 VOLT M13 MULTIPLEXER IDT82V8313 Version 3 June 3, 2004 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • • FAX: (408) 492-8674 Printed in U.S.A. 2004 Integrated Device Technology, Inc. DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance


    Original
    PDF IDT82V8313 CLK12 IDT82V8313 MX12 MX23