CY7C157 Search Results

CY7C157 Price and Stock

Filter by Manufacturer


Cypress Semiconductor CY7C1570KV18-450BZXC NO WARRANTY
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1570KV18-450BZXC	Tray	480		1	1 $86.33 10 $86.33 100 $86.33 1000 $86.33 10000 $86.33	Buy Now
Rochester Electronics	CY7C1570KV18-450BZXC		186		1	1 $230.51 10 $230.51 100 $216.68 1000 $195.93 10000 $195.93	Buy Now
Flip Electronics	CY7C1570KV18-450BZXC		1,207			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Cypress Semiconductor CY7C1570KV18-400BZXC NO WARRANTY
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1570KV18-400BZXC	Tray	221		1	1 $72.95 10 $72.95 100 $72.95 1000 $72.95 10000 $72.95	Buy Now
Rochester Electronics	CY7C1570KV18-400BZXC		662		1	1 $194.79 10 $194.79 100 $183.1 1000 $165.57 10000 $165.57	Buy Now
Flip Electronics	CY7C1570KV18-400BZXC		1,444			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Rochester Electronics LLC CY7C1570V18-375BZC IC SRAM 72MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1570V18-375BZC	Bulk			2	1 - 10 $172.9 100 $172.9 1000 $172.9 10000 $172.9	Buy Now
Infineon Technologies AG CY7C1570V18-375BZXC IC SRAM 72MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1570V18-375BZXC	Tray			105	1 - 10 - 100 - 1000 $152.39124 10000 $152.39124	Buy Now
Infineon Technologies AG CY7C1570V18-400BZXC IC SRAM 72MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1570V18-400BZXC	Tray			105	1 - 10 - 100 - 1000 $165.03648 10000 $165.03648	Buy Now

Find more CY7C157 price and stock on Findchips.com

CY7C157 Datasheets (38)

Part	Manufacturer	Description	Datasheet Type	PDF
CY7C1570KV18-400BZC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA	Original	PDF
CY7C1570KV18-400BZXC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA	Original	PDF
CY7C1570KV18-400BZXI	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA	Original	PDF
CY7C1570KV18-450BZC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 450MHZ 165FBGA	Original	PDF
CY7C1570KV18-450BZXC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 450MHZ 165FBGA	Original	PDF
CY7C1570KV18-450BZXI	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 450MHZ 165FBGA	Original	PDF
CY7C1570KV18-500BZC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V	Original	PDF
CY7C1570KV18-500BZC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 500MHZ 165FBGA	Original	PDF
CY7C1570KV18-500BZXC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V	Original	PDF
CY7C1570KV18-500BZXC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 500MHZ 165FBGA	Original	PDF
CY7C1570KV18-500BZXI	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 500MHZ 165FBGA	Original	PDF
CY7C1570KV18-550BZC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V	Original	PDF
CY7C1570KV18-550BZXC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V	Original	PDF
CY7C1570KV18-550BZXC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 550MHZ 165FBGA	Original	PDF

CY7C1570KV18-550BZXI	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 550MHZ 165FBGA	Original	PDF
CY7C1570V18	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)	Original	PDF
CY7C1570V18-375BZC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)	Original	PDF
CY7C1570V18-375BZXC	Cypress Semiconductor	72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)	Original	PDF
CY7C1570V18-400BZC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA	Original	PDF
CY7C1570V18-400BZXC	Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA	Original	PDF

CY7C157 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: CY7C1568KV18/CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:	Original	CY7C1568KV18/CY7C1570KV18 72-Mbit CY7C1568KV18 CY7C1570KV18	PDF
CY7C1570KV18 Abstract: No abstract text available Text: CY7C1568KV18/CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:	Original	CY7C1568KV18/CY7C1570KV18 72-Mbit CY7C1568KV18 CY7C1570KV18 CY7C1570KV18	PDF
Untitled Abstract: No abstract text available Text: CY7C1568XV18, CY7C1570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)	Original	CY7C1568XV18, CY7C1570XV18 72-Mbit CY7C1568XV18	PDF
CY7C1565V18 Abstract: CY7C1563V18 CY7C1563V18-400BZXC CY7C1563V18-400BZC CY7C1561V18 CY7C1576V18 CY7C1565V18-400BZC Text: CY7C1561V18, CY7C1576V18 CY7C1563V18, CY7C1565V18 72-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 400 MHz clock for high bandwidth	Original	CY7C1561V18, CY7C1576V18 CY7C1563V18, CY7C1565V18 72-Mbit CY7C1561V18 CY7C1563V18 CY7C1565V18 CY7C1563V18 CY7C1563V18-400BZXC CY7C1563V18-400BZC CY7C1561V18 CY7C1576V18 CY7C1565V18-400BZC	PDF
ecn 1310 Abstract: No abstract text available Text: CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 72-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions With Read Cycle Latency of 2.5 cycles:	Original	CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 72-Mbit CY7C1563KV18 ecn 1310	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1568XV18, CY7C1570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)	Original	CY7C1568XV18, CY7C1570XV18 72-Mbit CY7C1568XV18 3M Touch Systems	PDF
phase sequence indicator Abstract: CY7C1565V18 CY7C1561V18 CY7C1563V18 CY7C1576V18 Text: CY7C1561V18 CY7C1576V18 CY7C1563V18 CY7C1565V18 72-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions With Read Cycle Latency of 2.5 cycles:	Original	CY7C1561V18 CY7C1576V18 CY7C1563V18 CY7C1565V18 72-Mbit phase sequence indicator CY7C1565V18 CY7C1561V18 CY7C1563V18 CY7C1576V18	PDF
3M Touch Systems Abstract: CY7C1570KV18 Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)	Original	CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1577KV18 CY7C1568KV18 3M Touch Systems CY7C1570KV18	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1568XV18, CY7C1570XV18 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:	Original	CY7C1568XV18, CY7C1570XV18 72-Mbit CY7C1568XV18 3M Touch Systems	PDF
ecn 1310 Abstract: CY7C1565KV18-400BZI 3M Touch Systems Text: CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 72-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions With Read Cycle Latency of 2.5 cycles:	Original	CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 72-Mbit CY7C1563KV18 ecn 1310 CY7C1565KV18-400BZI 3M Touch Systems	PDF
Untitled Abstract: No abstract text available Text: CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:	Original	CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1568KV18	PDF
3M Touch Systems Abstract: CY7C1570KV18 Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)	Original	CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1577KV18 CY7C1568KV18 3M Touch Systems CY7C1570KV18	PDF
Untitled Abstract: No abstract text available Text: CY7C1568V18 CY7C1570V18 PRELIMINARY 72-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • • • • 72-Mbit density (4M x 18, 2M x 36) 300 MHz to 400 MHz clock for high bandwidth 2-Word burst for reducing address bus frequency	Original	CY7C1568V18 CY7C1570V18 72-Mbit 165-baSwitching	PDF
Untitled Abstract: No abstract text available Text: CY7C1577V18 CY7C1568V18 CY7C1570V18 PRELIMINARY 72-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 72-Mbit density (8M x 9, 4M x 18, 2M x 36) • 300 MHz to 400 MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency	Original	CY7C1577V18 CY7C1568V18 CY7C1570V18 72-Mbit CY7C1577V18/CY7C1568V18/CY7C1570V18	PDF

CY7C1568KV18 Abstract: CY7C1570KV18 78 ball fbga thermal resistance Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • 72 Mbit Density (8M x 8, 8M x 9, 4M x 18, 2M x 36) With Read Cycle Latency of 2.5 cycles: ■ 550 MHz Clock for High Bandwidth	Original	CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1568KV18 CY7C1570KV18 78 ball fbga thermal resistance	PDF
ecn 1310 Abstract: No abstract text available Text: CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 PRELIMINARY 72-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Configurations • Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions With Read Cycle Latency of 2.5 cycles:	Original	CY7C1561KV18, CY7C1576KV18 CY7C1563KV18, CY7C1565KV18 72-Mbit CY7C1563KV18 ecn 1310	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1568XV18, CY7C1570XV18 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:	Original	CY7C1568XV18, CY7C1570XV18 72-Mbit CY7C1568XV18 3M Touch Systems	PDF
CY7C1568KV18 Abstract: CY7C1570KV18 3M Touch Systems Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)	Original	CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1568KV18 CY7C1570KV18 3M Touch Systems	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1561KV18 CY7C1576KV18 CY7C1565KV18 72-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate independent read and write data ports	Original	CY7C1561KV18 CY7C1576KV18 CY7C1565KV18 72-Mbit 550-MHz CY7C1576KV18: CY7C1565KV18: 3M Touch Systems	PDF
CY7C157 Abstract: No abstract text available Text: CY7C157 — 16,384 x 16 Static R/W RAM S'"Os CYPRESS SEMICONDUCTOR F eatu res F u n ctio n al D escrip tio n • O p tim ized fo r use w ith CY 7C600 SPARC p ro d u c t fam ily T h e CY 7C157 is a high-perform ance C M O S static R A M organized as 16,384 x	OCR Scan	7C600 CY7C157 r7C157-33LC 7C157-33JC 7C157-33LM 38-00028-B	PDF
j6920 Abstract: CY7C600 Text: CYPRESS SEMICONDUCTOR MbE D O SSÔTbbS □□□bLf33 S Z I CYP v CYPRESS - SEMICONDUCTOR CY7C157A 16,384 x 16 Static R/W Cache Storage Unit Features Ebnctional Description • Optimized for use with RISC proces sors, Including SPARC • Address and WE registers	OCR Scan	bLf33 CY7C157A CY7C157A 15bits. CY7C600 Readin24JC CY7C157A-24LMB" CY7C157A-24YMB CY7C157A-33LC j6920	PDF
CY7C157A Abstract: No abstract text available Text: CY7C157A 16,384 x 16 Static R/W Cache Storage Unit PRELIMINARY CYPRESS _ SEMICONDUCTOR Features • Optimized for use with CY7C600 SPARC product family • Address and WE registers • CMOS for optimum speed/power • High speed - 2 0 ns • Data In and Data Out latches	OCR Scan	CY7C600 CY7C157A 7C157A 38-R-10007 7C157A-20 7C157A-24 7C1S7A-33	PDF
CY7C169 Abstract: 54600 Text: Thermal Management CYPRESS Part Number CY7B173 CY7B174 CY7B180 CY7B181 CY7B185 CY7B186 CY7B191 CY7B192 CY7B194 CY7C122 CY7C123 CY7C128 CY7C128A CY7C130 CY7C131 CY7C132 CY7C136 CY7C140 CY7C141 CY7C142 CY7C146 CY7C147 CY7C148 CY7C149 CY7C150 CY7C157 CY7C161A	OCR Scan	CY7B173 CY7B174 CY7B180 CY7B181 CY7B185 CY7B186 CY7B191 CY7B192 CY7B194 CY7C122 CY7C169 54600	PDF
7C602 Abstract: CY7C601 Text: CY7C602A CYPRESS SEMICONDUCTOR Features • Direct interface to CY7C601 integer unit • Direct interface to CY7C157 Cache Storage Unit CSU • FullcompliancewithANSI/IEEE-754 standard for binary floating-point arithmetic • Supports single and double precision	OCR Scan	CY7C602A CY7C601 CY7C157 FullcompliancewithANSI/IEEE-754 64-bit 32-bit 144-pin 7C602	PDF

Privacy Settings

CY7C157 Search Results

CY7C157 Price and Stock

Cypress Semiconductor CY7C1570KV18-450BZXC

Cypress Semiconductor CY7C1570KV18-400BZXC

Rochester Electronics LLC CY7C1570V18-375BZC

Infineon Technologies AG CY7C1570V18-375BZXC

Infineon Technologies AG CY7C1570V18-400BZXC

CY7C157 Datasheets (38)

CY7C157 Datasheets Context Search

Untitled

CY7C1570KV18

Untitled

CY7C1565V18

ecn 1310

3M Touch Systems

phase sequence indicator

3M Touch Systems

3M Touch Systems

ecn 1310

Untitled

3M Touch Systems

Untitled

Untitled

CY7C1568KV18

ecn 1310

3M Touch Systems

CY7C1568KV18

3M Touch Systems

CY7C157

j6920

CY7C157A

CY7C169

7C602