Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CLK04 Search Results

    SF Impression Pixel

    CLK04 Price and Stock

    ILME UK Ltd CLK 04 SCF-H

    Connector: HDC; contact insert; female; CLK; size 21.21; -40÷70°C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME CLK 04 SCF-H 20
    • 1 -
    • 10 -
    • 100 $11.54
    • 1000 $11.54
    • 10000 $11.54
    		Get Quote

    ILME UK Ltd CLK 04 SCF

    Connector: HDC; contact insert; female; CLK; size 21.21; -40÷70°C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME CLK 04 SCF 5
    • 1 -
    • 10 $19.71
    • 100 $16.7
    • 1000 $16.7
    • 10000 $16.7
    		Get Quote

    ILME UK Ltd CLK 04 SCM

    Connector: HDC; contact insert; male; CLK; size 21.21; -40÷70°C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME CLK 04 SCM 5
    • 1 -
    • 10 $7.19
    • 100 $5.21
    • 1000 $5.21
    • 10000 $5.21
    		Get Quote

    Others WCLK042XA

    INSTOCK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Chip 1 Exchange WCLK042XA 13
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    CLK04 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 144PIN PC133 Unbuffered SO-DIMM 256MB With 16MX8 CL3 TS32MSS64V6D Pin Identification Description The TS32MSS64V6D is a 32M bit x 64 Synchronous Dynamic RAM high-density memory module. The Symbol Function A0~A11 Address inputs BA0,BA1 Banks Select packages, a 2048 bits serial EEPROM and 1 piece of


    Original     		PDF 144PIN PC133 256MB 16MX8 TS32MSS64V6D TS32MSS64V6D 144-pin JEP-108E

    Untitled

    Abstract: No abstract text available
    Text: PI6C10810 1.2V-2.5V, 250MHz, 1:10 Networking Clock Buffer Features Description • High-speed, low-noise, non-inverting split 1-10 buffer The PI6C10810 is a 1.2V to 2.5V high-speed, low-noise 1-10 non-inverting clock buffer. The key goal in designing the PI6C10810 is to target networking applications that require lowskew, low-jitter, and high-frequency clock distribution.


    Original     		PDF PI6C10810 250MHz, PI6C10810 200ps PS9014A 20-Pin,

    Untitled

    Abstract: No abstract text available
    Text: PI6C10810 1.2V-2.5V, 250MHz, 1:10 Networking Clock Buffer Features Description • High-speed, low-noise, non-inverting split 1-10 buffer The PI6C10810 is a 1.2V to 2.5V high-speed, low-noise 1-10 non-inverting clock buffer. The key goal in designing the PI6C10810 is to target networking applications that require lowskew, low-jitter, and high-frequency clock distribution.


    Original     		PDF PI6C10810 250MHz, 200ps MO-137B/AD 20-Pin, 150-Mil PI6C10810LE

    PI6C10810

    Abstract: pi6c10810he
    Text: PI6C10810 1.2V-2.5V, 250MHz, 1:10 Networking Clock Buffer Features Description • High-speed, low-noise, non-inverting split 1-10 buffer The PI6C10810 is a 1.2V to 2.5V high-speed, low-noise 1-10 non-inverting clock buffer. The key goal in designing the PI6C10810 is to target networking applications that require lowskew, low-jitter, and high-frequency clock distribution.


    Original     		PDF PI6C10810 250MHz, 200ps 20-pin, PI6C10810 150-Mil pi6c10810he

    Untitled

    Abstract: No abstract text available
    Text: 144PIN PC100 Unbuffered SO-DIMM 256MB With 16Mx8 CL2 TS32MSS64V8D2 Description Pin Identification Symbol The TS32MSS64V8D2 is a 32M bit x 64 Synchronous Function A0~A11 Address inputs TS32MSS64V8D2 consists of 16 pieces of CMOS BA0, BA1 Banks Select 4Mx8bitsx4banks Synchronous DRAMs in TSOP-II 400mil


    Original     		PDF 144PIN PC100 256MB 16Mx8 TS32MSS64V8D2 TS32MSS64V8D2 400mil 144-pin

    Untitled

    Abstract: No abstract text available
    Text: PI6C10810 1.2V-2.5V, 250MHz, 1:10 Networking Clock Buffer Features Description • High-speed, low-noise, non-inverting split 1-10 buffer The PI6C10810 is a 1.2V to 2.5V high-speed, low-noise 1-10 non-inverting clock buffer. The key goal in designing the PI6C10810 is to target networking applications that require lowskew, low-jitter, and high-frequency clock distribution.


    Original     		PDF PI6C10810 250MHz, PI6C10810 200ps MO-137B/AD 20-Pin, 150-Mil PI6C10810LE

    balancing circuit for supercapacitor

    Abstract: CLG12P120L48 CLK04P200L28
    Text: Super Capacitors To Improve Power Performance. Low ESR High Capacitance Wide Range of Operating Temperatures Wide Packaging Capability Wide Footprint Selection High Power Safe Environmentally Friendly RoHS Compliant Revision: 31-07-12 Subject to change without notice


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: MRT Device X co u w 6-, 8-, 34-Mbit/s Line Interface TXC-02050 DATA SHEET FEATURES DESCRIPTION ' = = The TranSwitch Multi-rate Receive/Transmit MRT device is a CMOS VLSI device that provides the func­ tions needed for terminating two CCITT line rates, 8448


    OCR Scan     		PDF 34-Mbit/s TXC-02050 TXC-02050-MB