Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CK 77 Search Results

    SF Impression Pixel

    CK 77 Price and Stock

    Seiko Epson Corporation SG-710ECK 77.7600ML

    XTAL OSC XO 77.7600MHZ CMOS SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SG-710ECK 77.7600ML Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    NXP Semiconductors KITFS23BUCKEVM

    Power Management IC Development Tools Evaluation Kit for FS2300 product, buck version
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics KITFS23BUCKEVM 5
    • 1 $236.5
    • 10 $236.5
    • 100 $236.5
    • 1000 $236.5
    • 10000 $236.5
    Buy Now

    NXP Semiconductors S32G399AACK1VUCT

    Microprocessors - MPU S32G399A Arm Cortex-M7 and -A53, HSE, LLCE, PFE, PCIe, 20x CAN FD, 4x GbE - Vehicle Network Processor
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics S32G399AACK1VUCT 420
    • 1 $156.42
    • 10 $129.6
    • 100 $129.6
    • 1000 $129.6
    • 10000 $129.6
    Buy Now

    Cornell Dubilier Electronics Inc 477CKE050MSA

    Aluminum Electrolytic Capacitors - Radial Leaded ELECTROLYTIC/IC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 477CKE050MSA 31,768
    • 1 $0.62
    • 10 $0.443
    • 100 $0.303
    • 1000 $0.213
    • 10000 $0.177
    Buy Now

    Banner Engineering Corp T30R-1515-CKUQ

    Photoelectric Sensors T30R Near Range Radar Sensor; Range 6 m; Input: 10-30 V dc; 0-10 V Analog, 1 NPN/PNP Configurable with IO Link; 5-pin M12 Integral QD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics T30R-1515-CKUQ 15
    • 1 $669
    • 10 $669
    • 100 $669
    • 1000 $669
    • 10000 $669
    Buy Now

    CK 77 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: NT5DS64M4AT NT5DS32M8AT 256Mb Double Data Rate SDRAM Features • Data mask DM for write data • DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles • Commands entered on each positive CK edge; data and


    Original
    PDF NT5DS64M4AT NT5DS32M8AT 256Mb PC2100 PC1600

    NT5DS32M4AT-7K

    Abstract: DDR200 DDR266A DDR266B NT5DS16M8AT NT5DS32M4AT PC2100 NT5DS16M8AT-7K
    Text: NT5DS32M4AT NT5DS16M8AT 128Mb Double Data Rate SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS32M4AT NT5DS16M8AT 128Mb PC2100 PC1600 NT5DS32M4AT-7K DDR200 DDR266A DDR266B NT5DS16M8AT NT5DS32M4AT NT5DS16M8AT-7K

    NT5DS16M8AT-7K

    Abstract: DDR200 DDR266A DDR266B NT5DS16M8AT NT5DS32M4AT NT5DS32M4AT-7K PC2100
    Text: NT5DS32M4AT NT5DS16M8AT 128Mb Double Data Rate SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS32M4AT NT5DS16M8AT 128Mb PC2100 PC1600 NT5DS16M8AT-7K DDR200 DDR266A DDR266B NT5DS16M8AT NT5DS32M4AT NT5DS32M4AT-7K

    DDR200

    Abstract: DDR266A DDR266B NT5DS16M8AT NT5DS16M8AT-7K NT5DS32M4AT PC2100
    Text: NT5DS32M4AT NT5DS16M8AT 128Mb Double Data Rate SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS32M4AT NT5DS16M8AT 128Mb PC2100 PC1600 DDR200 DDR266A DDR266B NT5DS16M8AT NT5DS16M8AT-7K NT5DS32M4AT

    NT5DS32M16CS

    Abstract: NT5DS32M16CS-5T NT5DS64M8CS-5T DDR333 DDR400 NT5DS64M8CG X32116 NT5DS64M8CS
    Text: NT5DS32M16CG NT5DS64M8CG NT5DS128M4CG NT5DS32M16CS NT5DS64M8CS NT5DS128M4CS 512Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS32M16CG NT5DS64M8CG NT5DS128M4CG NT5DS32M16CS NT5DS64M8CS NT5DS128M4CS 512Mb DDR400) DDR333) NT5DS32M16CS NT5DS32M16CS-5T NT5DS64M8CS-5T DDR333 DDR400 NT5DS64M8CG X32116 NT5DS64M8CS

    DDR200

    Abstract: DDR266 DDR333 W3EG6433S-AD4
    Text: W3EG6433S-AD4 -BD4 White Electronic Designs PRELIMINARY* 256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL FEATURES DESCRIPTION „ DDR200, DDR266 and DDR333 „ Double-data-rate architecture „ Bi-directional data strobes DQS „ Differential clock inputs (CK & CK#)


    Original
    PDF W3EG6433S-AD4 256MB 32Mx64 DDR200, DDR266 DDR333 W3EG6433S 32Mx8 DDR200 DDR333 W3EG6433S-AD4

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG6465S-D3 64MB- 8Mx64 SDRAM UNBUFFERED FEATURES  Double-date-rate architecture  Bi-directional data strobes DQS  Differential clock inputs (CK CK)  Programmable Read Latency 2, 2.5 (clock)  Programmable Burst Length (2,4,8)


    Original
    PDF WED3EG6465S-D3 8Mx64 WED3EDG6465S 64Mx64 128Mb 64Mx4 WED3EG465S262D3 WED3EG465S265D3 WED3EG465S202D3 133MHz/266Mbps,

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3EG7235S-JD3 PRELIMINARY* 256MB - 32Mx72 DDR SDRAM REGISTERED ECC, w/PLL FEATURES  Double-data-rate architecture  Speeds of 100MHz and 133MHz  Bi-directional data strobes DQS  Differential clock inputs (CK# & CK) 


    Original
    PDF W3EG7235S-JD3 256MB 32Mx72 100MHz 133MHz WED3DG7235S 128Mb 16Mx8

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3EG72125S-D3 -JD3 -AJD3 PRELIMINARY 1GB - 128Mx72 DDR SDRAM REGISTERED ECC w/PLL FEATURES DESCRIPTION Double-data-rate architecture Clock Speeds of 100MHz, 133MHz and 166MHz Bi-directional data strobes DQS Differential clock inputs (CK & CK#)


    Original
    PDF W3EG72125S-D3 128Mx72 100MHz, 133MHz 166MHz W3EG72125S 256Mb 128Mx4

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG648S-D4 64MB- 8Mx64 DDR SDRAM UNBUFFERED FEATURES „ Double-data-rate architecture „ Bi-directional data strobes DQS „ Differential clock inputs (CK & CK#) „ Programmable Read Latency (2,4,8) „ Programmable Burst type (sequential & interleave)


    Original
    PDF 8Mx64 WED3EG648S-D4 WED3DG648S 128Mb 8Mx16 WED3EG648S262D4 WED3EG648S265D4 WED3EG648S202D4 133MHz/266Mbps,

    EM47FM0888SBA

    Abstract: No abstract text available
    Text: EM47FM0888SBA 4Gb 64Mx8Bank×8 Double DATA RATE 3 low voltage SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM0888SBA 78Ball-FBGA EM47FM0888SBA

    DDR200

    Abstract: DDR266 DDR333 W3EG72125S-D3
    Text: White Electronic Designs W3EG72125S-D3 -JD3 -AJD3 PRELIMINARY* 1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL FEATURES DESCRIPTION Double-data-rate architecture Clock Speeds of 100MHz, 133MHz and 166MHz Bi-directional data strobes DQS Differential clock inputs (CK & CK#)


    Original
    PDF W3EG72125S-D3 2x64Mx72 100MHz, 133MHz 166MHz W3EG72125S 256Mb 2x64Mx4 DDR200 DDR266 DDR333 W3EG72125S-D3

    EM47FM0888MBA

    Abstract: No abstract text available
    Text: EM47FM0888MBA 4Gb 64Mx8Bank×8 Double DATA RATE 3 low voltage SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.35V(1.283-1.45V) • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM0888MBA 78Ball-FBGA EM47FM0888MBA

    c28k OMRON Operation Manual

    Abstract: C200H Pro27 OMRON Operation Manual c28k programming manual omron C60k cables pin diagram OMRON PRO27 programming console C28H OMRON Operation Manual password omron c500 pro 13 Omron Programming Console PRO 27 omron c500 pro 13 OMRON LSS 3 manual
    Text: Issued March 1997 232-3945 Data Pack D Data Sheet RS Omron CK range programmable logic controllers PLCs The Omron CK PLCs are a high specification, cost effective, compact range of programmable logic controllers (PLCs) which enable very flexible systems to


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG6437S-D4 *ADVANCED 256MB- 32Mx64 DDR SDRAM UNBUFFERED FEATURES n Double-data-rate architecture n Bi-directional data strobes DQS n Differential clock inputs (CK & CK#) n Programmable Read Latency 2,2,5 (clock) n Programmable Burst Length (2,4,8)


    Original
    PDF WED3EG6437S-D4 256MB- 32Mx64 WED3DG6437S 256Mb WED3EG6437S262D4 WED3EG6437S265D4 WED3EG6437S202D4 133MHz/266Mbps

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG7232S-D3 *ADVANCED 256MB- 32Mx72 DDR SDRAM UNBUFFERED FEATURES  Double-data-rate architecture  Bi-directional data strobes DQS  Differential clock inputs (CK & CK#)  Programmable Read Latency 2,2.5 (clock)  Programmable Burst Length (2,4,8)


    Original
    PDF 256MB- 32Mx72 WED3EG7232S-D3 WED3DG7232S 256Mb 32Mx8 WED3DG7232S262D3 WED3DG7232S265D3 WED3DG7232S202D3

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG7233S-D3 *ADVANCED 256MB- 32Mx72 DDR SDRAM UNBUFFERED FEATURES  Double-data-rate architecture  Bi-directional data strobes DQS  Differential clock inputs (CK & CK#)  Programmable Read Latency 2,2.5 (clock)  Programmable Burst Length (2,4,8)


    Original
    PDF 256MB- 32Mx72 WED3EG7233S-D3 WED3DG7233S 128Mb 16Mx8 WED3DG7233S262D3 WED3DG7233S265D3 WED3DG7233S202D3

    Untitled

    Abstract: No abstract text available
    Text: NT5DS16M16CS-6KI NT5DS32M8CS-6KI NT5DS16M16CS-5TI NT5DS32M8CS-5TI 256Mb DDR SDRAM - Preliminary Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS16M16CS-6KI NT5DS32M8CS-6KI NT5DS16M16CS-5TI NT5DS32M8CS-5TI 256Mb DDR333) DDR400) 110nm

    NT5DS8M16FS-5TI

    Abstract: No abstract text available
    Text: NT5DS8M16FT-5TI NT5DS8M16FS-5TI NT5DS8M16FT-6KI NT5DS8M16FS-6KI 128Mb DDR SDRAM - Preliminary Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS


    Original
    PDF NT5DS8M16FT-5TI NT5DS8M16FS-5TI NT5DS8M16FT-6KI NT5DS8M16FS-6KI 128Mb NT5DS8M16FS-5TI

    DDR200

    Abstract: DDR266 DDR333 W3EG64128S-AD4
    Text: W3EG64128S-AD4 -BD4 White Electronic Designs PRELIMINARY* 1GB – 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL FEATURES DESCRIPTION „ Double-data-rate architecture „ Bi-directional data strobes DQS „ Differential clock inputs (CK & CK#) „ Programmable Read Latency 2,2.5 (clock)


    Original
    PDF W3EG64128S-AD4 2x64Mx64 W3EG64128S 512Mb 128Mx8 DDR200 DDR266 DDR333 W3EG64128S-AD4

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs WED3EG6418S-D3 *ADVANCED 128MB- 16Mx64 DDR SDRAM UNBUFFERED FEATURES n Double-data-rate architecture n Bi-directional data strobes DQS n Differential clock inputs (CK & CK#) n Programmable Read Latency 2,2,5 (clock) n Programmable Burst Length (2,4,8)


    Original
    PDF WED3EG6418S-D3 128MB- 16Mx64 WED3EG6418S262D3 WED3EG6418S265D3 WED3EG6418S202D3 133MHz/266Mbps 100MHz/200Mbps

    socket FM2

    Abstract: PZ90427-3126-01H
    Text: o D E AS G EN E R A TE D D R A W IN G , D O N 'T CHANGE 3 BY 4 5 6 REV. HAND. 4 3 .0 8 ! _ A - a - j_ A SOCKE I D E T A IL A 77 FM2 A Cp£ LF a ^ D E T A IL APPD . BC-11-0034780 Di ck i e.H B BC-11-0107792 Di ck i e.H C BC-12-0010128 DI ck i e.H BC-12-0043322 Di ck i e.H


    OCR Scan
    PDF BC-11-0034780 BC-11-0107792 BC-12-0010128 BC-12-0043322 BC-12-0057722 PZ90427-3126-01H socket FM2 PZ90427-3126-01H

    74374

    Abstract: 74574 74534 ZD2020 74575
    Text: - 246- 745 34 Octal 3-State D-FFs Inverted 7D c 7Q r f 5ff 6D 5D 55 S C p r r j l CK* - 1 — »CK OE ^ CK* — |p—4 *CK l £ J T ' I _CK* — <— *CK _ OUTPUT IQ CONTROL 10 , U 5 C P 2D '+ OE I r h _CK* — - * C K _ b 3 h I 4 CLOCK 25 3 i 30 40 i3 GN D


    OCR Scan
    PDF o74564ilif 74374 74574 74534 ZD2020 74575

    Untitled

    Abstract: No abstract text available
    Text: S M B M a le Ja ck To S M C M a le J a ck • Connects SMB plug to SMC plug 5814-1501-000 5814-7501-000 Gold plated (Nickel plated) S M B M ale Ja ck To S M C Female Plug • Connects SMB plug to SMC jack 5830-1501-000 (Gold plated) 5830-7501-000 (Nickel plated)


    OCR Scan
    PDF