Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ACTEL 1020 DATASHEET Search Results

    ACTEL 1020 DATASHEET Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    HS9-26C31RH-T Renesas Electronics Corporation Quad, 5.0V Differential Line Driver, CMOS Enable Class T Datasheet Visit Renesas Electronics Corporation
    HS1-26C31RH-T Renesas Electronics Corporation Quad, 5.0V Differential Line Driver, CMOS Enable Class T Datasheet Visit Renesas Electronics Corporation
    TPS51020DBTRG4 Texas Instruments Dual, DDR selectable, Synchronous buck controller 30-TSSOP -40 to 85 Visit Texas Instruments Buy
    JM38510/10201SCA Texas Instruments Space Grade 150mA Adjustable Output Linear Regulator / LDO 14-CDIP -55 to 125 Visit Texas Instruments
    BQ51020YFPT Texas Instruments 5-W (WPC) Single-Chip Wireless Power Receiver 42-DSBGA -40 to 125 Visit Texas Instruments Buy
    TPS51020DBTR Texas Instruments Dual, DDR selectable, Synchronous buck controller 30-TSSOP -40 to 85 Visit Texas Instruments Buy

    ACTEL 1020 DATASHEET Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    RTAX2000

    Abstract: schematic diagram 2 sc 1020 RTAX1000 RTAX250 Synplify tmr RTAX2000S
    Text: A dv an c ed v0 .5 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETth > 60 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case


    Original     		PDF TM1019 com/documents/CQ352FPGA RTAX2000 schematic diagram 2 sc 1020 RTAX1000 RTAX250 Synplify tmr RTAX2000S

    ACTEL 1020B

    Abstract: 1010B 40MX 42MX A54SX72A AC207 RT54SX72S RH1020 actel 1020 RT54SX-S
    Text: Application Note AC207 Global Clock Networks in Actel Antifuse Devices System performance is one of the most important characteristics of a design. As a result, designers put a lot of effort into improving clock speed. Clock skew is often a limiting factor in attaining maximum


    Original     		PDF AC207 ACTEL 1020B 1010B 40MX 42MX A54SX72A AC207 RT54SX72S RH1020 actel 1020 RT54SX-S

    APA300-PQ208

    Abstract: AC247 macro APA300 APA30
    Text: Application Note AC247 Macro Constraint Usage in ProASICPLUS Design Flow Introduction The use of macro constraints offers designers increased performance of sub-blocks and greater control over the configuration and placement of these individual blocks in their design. A macro constraint


    Original     		PDF AC247 APA300-PQ208 AC247 macro APA300 APA30

    ACTEL 1020B

    Abstract: SIGNAL PATH designer actel 1020
    Text: Application Note Global Clock Networks in Actel Antifuse Devices System performance is one of the most important characteristics of a design. As a result, designers put a lot of effort to improve clock speed. Clock skew is often a limiting factor in attaining maximum performance, forcing


    Original     		PDF

    Actel a1280

    Abstract: VKS FPGA CQFP 172 actel 1020 A1020 smd TRANSISTOR 5962-9215601MXA 5962-9096503MTC equivalent transistor A1020 y 7 b Actel A1020 ACTEL A1010 actel 1020 datasheet
    Text: Military Field Programmable Gate Arrays Features ACT 3 Features • Highly Predictable Performance with 100 Percent Automatic Placement and Routing • Device Sizes from 1200 to 10,000 gates up to 25,000 PLD equivalent gates • Up to 4, Fast, Low-Skew Clock Networks


    Original     		PDF 20-pin Actel a1280 VKS FPGA CQFP 172 actel 1020 A1020 smd TRANSISTOR 5962-9215601MXA 5962-9096503MTC equivalent transistor A1020 y 7 b Actel A1020 ACTEL A1010 actel 1020 datasheet

    ix741

    Abstract: ix2684 AC192 APA1000 n608 SIGNAL PATH designer
    Text: Application Note AC192 Floorplanning ProASIC /ProASICPLUS Devices for Increased Performance Introduction to Floorplanning This application note provides tips and techniques for floorplanning ProASIC and ProASICPLUS devices using Designer. Through floorplanning, you can constrain the placement of important modules in your


    Original     		PDF AC192 ix741 ix2684 AC192 APA1000 n608 SIGNAL PATH designer

    Untitled

    Abstract: No abstract text available
    Text: Advanced v1.0.1 RT54SX-S RadTolerant FPGAs for Space Applications Sp e ci a l F ea t ur es f o r Sp a ce • First Actel FPGA Designed Specifically for Space Applications • Up to 2,012 SEU Hardened Flip-Flops Eliminate Software TMR Necessity LETth > 40, GEO SEU Rate < 10–10


    Original     		PDF RT54SX-S 100krad TM1019

    TM101

    Abstract: No abstract text available
    Text: Advanced v1.2.3 RT54SX-S RadTolerant FPGAs for Space Applications Sp e ci a l F ea t ur es f o r Sp a ce • First Actel FPGA Designed Specifically for Space Applications • Up to 2,012 SEU Hardened Flip-Flops Eliminate Software TMR Necessity LETth > 40, GEO SEU Rate < 10–10


    Original     		PDF RT54SX-S 100krad RT54SX-S TM1019 TM101

    RTSX32SU

    Abstract: RTSX32SU CQ84 rtsx72su RTSX32 RTSX-SU 1/RTSX32su CC256 PRB-1 actel 1020 datasheet CG624
    Text: Revision 7 RTSX-SU RadTolerant FPGAs UMC FuseLock Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 MIL-ST00 RTSX32SU RTSX32SU CQ84 rtsx72su RTSX32 RTSX-SU 1/RTSX32su CC256 PRB-1 actel 1020 datasheet CG624

    ACTEL CCGA 624 mechanical

    Abstract: 208-Pin CQFP Actel a54sx72a tid CCGA -CG 472
    Text: v2 . 2 RTSX-S RadTolerant FPGAs Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 ACTEL CCGA 624 mechanical 208-Pin CQFP Actel a54sx72a tid CCGA -CG 472

    Untitled

    Abstract: No abstract text available
    Text: v2 . 1 RTSX-S RadTolerant FPGAs Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019

    A54SX72* radiation

    Abstract: cg624 A54SX72A actel 1020 datasheet RT54SX72S RT54SX-S TM1019 HiRel a54sx72a unused
    Text: Advanced v1.4 RT54SX-S RadTolerant FPGAs for Space Applications S p ec i a l F e a tu r es fo r S p ac e • First Actel FPGA Designed Specifically for Space Applications • Up to 2,012 SEU Hardened Flip-Flops Eliminate Software TMR Necessity LET th > 40, GEO SEU Rate < 10–10


    Original     		PDF RT54SX-S TM1019 A54SX72* radiation cg624 A54SX72A actel 1020 datasheet RT54SX72S RT54SX-S HiRel a54sx72a unused

    SMD ARAY

    Abstract: No abstract text available
    Text: Revision 6 RTSX-SU RadTolerant FPGAs UMC FuseLock Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 MIL-STD-883B SMD ARAY

    RT54SX72SCQ208

    Abstract: Actel a54sx72a tid RT54SX72S matsua fuse resistor PQFP die size actel 1020 datasheet ACTEL CCGA 624 mechanical antifuse A54SX72A CC256
    Text: v2 . 2 RTSX-S RadTolerant FPGAs Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RT54SX72SCQ208 Actel a54sx72a tid RT54SX72S matsua fuse resistor PQFP die size actel 1020 datasheet ACTEL CCGA 624 mechanical antifuse A54SX72A CC256

    rt54sx32su

    Abstract: RTSX72 RTSX32SU RTSX72-S
    Text: Advanced v0.1 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 rt54sx32su RTSX72 RTSX32SU RTSX72-S

    RTSX32su

    Abstract: RTSX32SU CQ84 RTSX72SU
    Text: v2.0 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RTSX32su RTSX32SU CQ84 RTSX72SU

    HiRel a54sx72a unused

    Abstract: No abstract text available
    Text: Advanced v1.5 RTSX-S RadTolerant FPGAs for Space Applications Sp e ci a l F ea t ur es f o r Sp a ce • First Actel FPGA Designed Specifically for Space Applications • Up to 2,012 SEU Hardened Flip-Flops Eliminate Software TMR Necessity LET th > 40, GEO SEU Rate < 10–10


    Original     		PDF TM1019 HiRel a54sx72a unused

    RTSX32SU CQ84

    Abstract: Silicon Sculptor II RTSX32SU actel 1020
    Text: v2.1 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RTSX32SU CQ84 Silicon Sculptor II RTSX32SU actel 1020

    RTSX32SU

    Abstract: RTSX32SU CQ84 Actel a54sx72a tid RTSX72SU RTSX-SU actel 1020 Silicon Sculptor II actel 1020 datasheet RT54SX E11213
    Text: v2.2 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RTSX32SU RTSX32SU CQ84 Actel a54sx72a tid RTSX72SU RTSX-SU actel 1020 Silicon Sculptor II actel 1020 datasheet RT54SX E11213

    HiRel a54sx72a unused

    Abstract: No abstract text available
    Text: Advanced v1.6 RTSX-S RadTolerant FPGAs for Space Application S p ec i a l F e a tu r es fo r S p ac e • First Actel FPGA Designed Specifically for Space Applications • Up to 2,012 SEU Hardened Flip-Flops Eliminate Software TMR Necessity LET th > 40, GEO SEU Rate < 10–10


    Original     		PDF TM1019 HiRel a54sx72a unused

    RTSX32su

    Abstract: Actel a54sx72a tid Silicon Sculptor II
    Text: v2.2 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RTSX32su Actel a54sx72a tid Silicon Sculptor II

    RTSX32SU

    Abstract: RTSX32 PQFP die size C5249 bst r16 166 P790 actel 1020 datasheet A54SX72A CC256 CQ208
    Text: Advanced v0.3 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case


    Original     		PDF TM1019 RTSX32SU RTSX32 PQFP die size C5249 bst r16 166 P790 actel 1020 datasheet A54SX72A CC256 CQ208

    TRANSISTOR smd A01B

    Abstract: A04A SMD 1188AA A1020A-CQ84B SMD PLCC 44PIN MECHANICAL DRAWING 4 bit identity comparator actel a1240 5962-9096501MUX smd transistor s71 44t smd transistor
    Text: actel 53E corp ]> 0 n 2 4 ‘i b Q 0Ü G4 A7 STT M A C T ACT 1 and ACT 2 Military Field Programmable Gate Arrays ACT 1 Features ACT 2 Features • Up to 2000 Gate Array Gates 6000 PLD/LCA™ equivalent gates • Up to 8000 Gate Array Gates (20,000 PLD/LCA™ equivalent gates)


    OCR Scan     		PDF 20-Pin TRANSISTOR smd A01B A04A SMD 1188AA A1020A-CQ84B SMD PLCC 44PIN MECHANICAL DRAWING 4 bit identity comparator actel a1240 5962-9096501MUX smd transistor s71 44t smd transistor

    A1020 Y

    Abstract: smd transistor E5 GHL 88
    Text: Military Field Programmable Gate Arrays Features A C T 3 Features • Highly Predictable Performance with 100 Percent Automatic Placement and Routing • Highest-Performance, Highest-Capacity FPGA Family • System Performance to i( MHz over Military Temperature


    OCR Scan     		PDF 20-pin A1020 Y smd transistor E5 GHL 88