Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ANTIFUSE Search Results

    ANTIFUSE Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    A1280A VKS

    Abstract: A1280A-CQ172C VKS FPGA CQFP 106 actel a1280a unused pin VKS FPGA CQFP 172 antifuse programming technology A14100A-CQ256C fpga radiation A1280A ACTEL A1280A
    Text: PRELIMINARY SPACE ELECTRONICS INC. SPACE PRODUCTS RADIATION TOLERANT RAD-PAK FIELD PROGRAMMABLE GATE ARRAYS FEATURES GENERAL DESCRIPTION Radiation Characteristics Actel builds the most reliable field programmable gate arrays FPGAs in the industry, with overall antifuse reliability ratings of less than 10 failures-in-time (FITs), corresponding to a useful life of more than 40 years.


    Original     		99Rev0 A1280A VKS A1280A-CQ172C VKS FPGA CQFP 106 actel a1280a unused pin VKS FPGA CQFP 172 antifuse programming technology A14100A-CQ256C fpga radiation A1280A ACTEL A1280A PDF

    verilog hdl code for matrix multiplication

    Abstract: vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code
    Text: Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field programmable gate array FPGA family, RTAX-S/SL, is a highperformance, high-density, antifuse-based FPGA with embedded user static RAM (SRAM). Based on the


    Original     		AC319 verilog hdl code for matrix multiplication vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code PDF

    Untitled

    Abstract: No abstract text available
    Text: Standard Products UT4090 RadHard FPGA Advanced Data Sheet February 21, 2001 FEATURES q 0.35µm four-layer metal non-volatile CMOS process for smallest die sizes q One-time programmable, ViaLink TM antifuse technology for personalization q 150 MHz 16-bit counters, 200 MHz datapaths, 80+ MHz


    Original     		UT4090 16-bit MIL-STD-883 MIL-PRF-38535. MIL-STD-1835. 208-pin PDF

    16X24B

    Abstract: CF160 PF100 PF144 PL84 CPGA Package Diagram
    Text: QL16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit 16x24B CF160 PF100 PF144 PL84 CPGA Package Diagram PDF

    actel fpga 54sx32

    Abstract: 54SX32 54SX16 54SX08 066V 54SX RT54SX
    Text: Application Note Power-Up and Power-Down Behavior of 54SX and RT54SX Devices I n tro du ct i on One of the key benefits of Actel’s nonvolatile antifuse FPGA technology is the ability of the devices to be live at power-up. Since no configuration PROMs are required to


    Original     		RT54SX actel fpga 54sx32 54SX32 54SX16 54SX08 066V 54SX PDF

    PL84

    Abstract: ql16x24bl PF100 PF144
    Text: QL16x24BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		QL16x24BL 16-by-24 84-pin 100-pin 144-pin QL16x24B QL16x24 16x24BL PF144 84-pin PL84 ql16x24bl PF100 PDF

    QL4090

    Abstract: pASIC 1 Family 160CQFP 208-CQFP
    Text: QL16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit V144-TQFP QL24x32B QL4090 pASIC 1 Family 160CQFP 208-CQFP PDF

    PF144

    Abstract: PQ208 QL24X32B-1PQ208C
    Text: QL24x32B pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS …8,000 usable ASIC gates, 180 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144-pin 208-pin 24x32B PQ208 M/883C PF144 PF144 QL24X32B-1PQ208C PDF

    QL8X12B

    Abstract: PF100 pASIC 1 Family circuit diagram of Tri-State Buffer using CMOS
    Text: QL8X12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. …1,000 usable ASIC gates,


    Original     		QL8X12B 8-by-12 44-pin 68-pin 100-pin 16-bit QL8X12B PF100 pASIC 1 Family circuit diagram of Tri-State Buffer using CMOS PDF

    Untitled

    Abstract: No abstract text available
    Text: A p p l i c a t i on N o t e Design for Low Power in Actel Antifuse FPGAs As system power budgets grow tighter, the need for lower power components becomes more critical. For communications infrastructure applications, board cooling, cabinet space minimization, and system reliability all play a


    Original     		PDF

    CG624

    Abstract: SK-AX1-AX2-KITTOP AX1000-CG624 RTAX2000 RTAX1000SL-CG624 CCGA AX2000-CG624 FG484 SK-AX2-CG624-KITBTM RTAX2000S
    Text: Application Note AC275 CCGA to FBGA Adapter Sockets Introduction Actel recently introduced RTAX-S/L, the next generation designed-for-space antifuse Field Programmable Gate Arrays FPGAs . RTAX-S/L, with up to four million system gates, is Actel's highest density family,


    Original     		AC275 CG624 SK-AX1-AX2-KITTOP AX1000-CG624 RTAX2000 RTAX1000SL-CG624 CCGA AX2000-CG624 FG484 SK-AX2-CG624-KITBTM RTAX2000S PDF

    antifuse

    Abstract: actel act1 family ANTIFUSE-based actel antifuse programming technology
    Text: Back Actel and the Antifuse Page 1 of 5 Actel and the Antifuse • • • • • • • • Introduction Antifuse vs Memory-based Programmable Logic Antifuse Technology Evaluating Antifuse Alternatives User Benefits of Actel's PLICE Technology Future Directions in Antifuse Technology


    Original     		PDF

    vhdl code for motor speed control

    Abstract: ANTIFUSE
    Text: Actel’s Antifuse FPGAs Programmable ASIC Solutions Space Electronics Communications Infrastructure e-Appliances The Antifuse Advantage Actel’s antifuse devices are low-cost, high-performance solutions for today’s logic designer. Ideal for integrating logic typically implemented in multiple CPLDs, PALs,


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Silicon Sculptor - Features List Page 1 of 1 BACK Features List • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • Programs all Actel antifuse parts Programs all Actel packages


    Original     		Win95, Q1-98) PDF

    QL24X32B-1PQ208C

    Abstract: PF144 PQ208
    Text: QL24x32B Wild Cat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA 2 .8000 usable gates, 180 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144pin 208-pin Viewlog-55, 24x32B PQ208 M/883C MIL-STD-883D PF144 QL24X32B-1PQ208C PF144 PDF

    pASIC 1 Family

    Abstract: pASIC 3 Family pASIC1 GAL Gate Array Logic CMOS 4000 Logic Family
    Text: pASIC 1 FAMILY ViaLink Technology Very-High-Speed CMOS FPGAs 2 Very High Speed – ViaLink metal-to-metal, programmable-via antifuse technology ensures useful internal logic function speeds at over 100 MHz, and logic cell delays of under 2 ns. High Usable Density – Up to 8,000 “gate array” gates, equivalent to


    Original     		14-input pASIC 1 Family pASIC 3 Family pASIC1 GAL Gate Array Logic CMOS 4000 Logic Family PDF

    QuickLogic ql16x24b-1pl84c

    Abstract: QL16X24B PF144 cmos io QL16X24BH TQFP 144 PACKAGE CF160 PF100 PL84
    Text: QL16x24B/QL16x24BH Wild Cat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B .4000 usable gates, 122 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH QuickLogic ql16x24b-1pl84c QL16X24B PF144 cmos io TQFP 144 PACKAGE CF160 PF100 PL84 PDF

    ACTEL 1020B

    Abstract: 1010B 40MX 42MX A54SX72A AC207 RT54SX72S RH1020 actel 1020 RT54SX-S
    Text: Application Note AC207 Global Clock Networks in Actel Antifuse Devices System performance is one of the most important characteristics of a design. As a result, designers put a lot of effort into improving clock speed. Clock skew is often a limiting factor in attaining maximum


    Original     		AC207 ACTEL 1020B 1010B 40MX 42MX A54SX72A AC207 RT54SX72S RH1020 actel 1020 RT54SX-S PDF

    AC183

    Abstract: actel PLL schematic LVCMOS25
    Text: Application Note AC183 Using Global Resources in Actel's Axcelerator Family In t ro d u ct i o n Actel's Axcelerator FPGA family offers the most flexible global network scheme of any antifuse-based FPGA to date. This architecture provides eight segmentable chip-wide


    Original     		AC183 AC183 actel PLL schematic LVCMOS25 PDF

    42MX36

    Abstract: A42MX16 Actel a42mx16 a42mx A42MX24 AC291 A42MX36 42MX ns845 Actel a42mx16 AC291
    Text: Application Note AC291 42MX Family Devices Power-Up Behavior Introduction Actel antifuse FPGA families offer the advantage of nonvolatility by attaining immediate functionality at power-up. Since the programmed design is retained, there is no requirement for additional configuration


    Original     		AC291 42MX36 A42MX16 Actel a42mx16 a42mx A42MX24 AC291 A42MX36 42MX ns845 Actel a42mx16 AC291 PDF

    Untitled

    Abstract: No abstract text available
    Text: Q L 8X 12B pASIC 1 Family Very-High-Speed CMOS FPGA Rev B pASIC HIGHLIGHTS Very High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. . 1,000 usable ASIC gates,


    OCR Scan     		8-by-12 44-pin 68-pin 100-pin 16-bit PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24x32BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5Y Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and


    OCR Scan     		QL24x32BL 24-by-32 144-pin 208-pin QL24x32B 24x32BL PQ208 PF144 144-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: QL12X16BL W ildC at 2000L Low Power 3.3 Volt Operation, 2K Gate FPGA R ev A pASIC HIGHLIGHTS Q High Speed - V iaL ink metal-to-metal program m able-via antifuse technology, allows counter speeds over 80 M Hz at 3.3 Volt operation. B 5V Tolerant I70s - Support interface to 5 V olt CM OS, N M O S and


    OCR Scan     		QL12X16BL 2000L 12-by-16array 68pin 84-pin 100-pin 12X16BL PL84C 68-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: QL8x12 pASIC 1 FAMILY Very-High-Speed IK 3K Gate CMOS FPGA pASIC HIGHLIGHTS Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 100 MHz, and logic cell delays of under 4 ns. High Usable Density - An 8-by-12 array of 96 logic cells provides


    OCR Scan     		QL8x12 8-by-12 68-pin 100-pin 16-bit PDF