Untitled
Abstract: No abstract text available
Text: Memory ICs 2,048/4,096-Bit Serial Electrically Erasable PROM BR9020/BR9020F BR9040/BR9040F • P i n configuration • F e a tu re s • Low power CMOS technology • 128 x 16 bits configuration BR9020/F cs ^ 256 x 16 bits configuration (BR9040/F) SK [7
|
OCR Scan
|
096-Bit
BR9020/BR9020F
BR9040/BR9040F
BR9020/F)
BR9040/F)
BR9020
BR9020F
BR9040F
00213b?
BR9020/BR9020F/BR9040/BR9040F
|
PDF
|
9020f
Abstract: 9020 sop8 9020 8pin
Text: Memory ICs 2,048/4,096-Bit Serial Electrically Erasable PROM BR9020/BR9020F BR9040/BR9040F •F e a tu re s • Low power CMOS technology • 128 x 16 bits configuration BR9020/F 256 x 16 bits configuration (BR9040/F) • P in configuration cs |T Sk |7 • 2.7V to 5.5V operation
|
OCR Scan
|
096-Bit
BR9020/BR9020F
BR9040/BR9040F
BR9020/F)
BR9040/F)
9020f
9020 sop8
9020 8pin
|
PDF
|
CY7C235-30PC
Abstract: 38-00003-E C235 CY7C235 C235 equivalent V11-P CY7C235-30DMB motorola 28pin smd control board CY7C235-30JC
Text: CYPRESS SEMICONDUCTOR bSE SSö^bbE J> QülülSb 45 b « C Y P CY7C235 CYPRESS SEMICONDUCTOR • CMOS for optimum speed/power • Highspeed — 25 ns max set-up — 12 ns clock to output • Low power — 495 mW commercial •— 660 mW (military) • Synchronous and asynchronous
|
OCR Scan
|
CY7C235
300-mil,
24-pin
28-pin
T-90-20
CY7C235-30PC
38-00003-E
C235
C235 equivalent
V11-P
CY7C235-30DMB
motorola 28pin smd control board
CY7C235-30JC
|
PDF
|
ACT1020
Abstract: CY7C384-1GI CY7C383-1JC 48 pin clcc footprint 7c383 CY7C384 CLCC 64 pins footprint CY7C383-1GC O443 CLK503
Text: bSE D • ESSTbbS DQ1PSTS a2T ■ CYP CY7C383 CY7C384 PRELIMINARY CYPRESS SEMICONDUCTOR Features • Very high speed — Loadable counter frequencies greater th an 100 MHz —■Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays
|
OCR Scan
|
CY7C383
CY7C384
84-pin
16-bit
T-90-20
ACT1020
CY7C384-1GI
CY7C383-1JC
48 pin clcc footprint
7c383
CLCC 64 pins footprint
CY7C383-1GC
O443
CLK503
|
PDF
|
70241k
Abstract: d5611 61c256 ic 9022 61c64 RELIABILITY REPORT ISSI vacuum tubes CMS 2015 S/TRANSISTOR J 5804 EQUIVALENT 28F010P
Text: ISSI Integrated Silicon Solution, Inc. Quality and Reliability 1997-1998 An ISO 9001 Company ISSI ® Reliability Report 1997-1998 An ISO 9001 Company 1997 Integrated Silicon Solution, Inc. Integrated Silicon Solution, Inc. • 2231 Lawson Lane • Santa Clara, CA 95054
|
Original
|
R-118
70241k
d5611
61c256
ic 9022
61c64
RELIABILITY REPORT ISSI
vacuum tubes
CMS 2015
S/TRANSISTOR J 5804 EQUIVALENT
28F010P
|
PDF
|
c9013
Abstract: 84 pin PBGA oscilloscope MTBF TSMC retention memory dc 8069 IS61C1024 IC Data-book Q-16 car radio 14x20 TSOP 8638
Text: ISSI Integrated Silicon Solution, Inc. Quality and Reliability 1997-1998 An ISO 9001 Company ISSI ® Quality System Manual QUALITY Reliabilty Report 1997-1998 RELIABILITY Integrated Silicon Solution, Inc. An ISO 9001 Company 1997 Integrated Silicon Solution, Inc.
|
Original
|
R-118
c9013
84 pin PBGA
oscilloscope MTBF
TSMC retention memory
dc 8069
IS61C1024
IC Data-book
Q-16
car radio 14x20
TSOP 8638
|
PDF
|
20RA10
Abstract: 1 m preset GAL20ra10
Text: S3atì4Ì 0000703 4 • GAL20RA10 Semiconductor Corporation FEATURES High Performance E2CMOS Generic Array Logic™ FUNCTIONAL BLOCK DIAGRAM T -% ' 3 - 2 7 /PL Q - • HIGH PERFORMANCE E’CMOS TECHNOLOGY — 15 ns Maximum Propagation Delay — Fmax = 50 MHz
|
OCR Scan
|
GAL20RA10
GG0G77T
28-Pin
20-Pin
20-Pin
24-Pin
20RA10
1 m preset
GAL20ra10
|
PDF
|
GM76C256 goldstar
Abstract: GM76C256-10 GM76C256 M/MAX-00
Text: GOLDSTAR TECHNOLOGY INC/ MG2Ô757 DDQ2S40 S 2JE t OBJECTIVE SPECIFICATION GoldStar GOLD STAR CO., LTD. GM76C256 32,768x8 BIT STATIC RAM HIGH PERFORMANCE Pin Configuration Description The GM76C256 is 2 6 2,14 4 bit static random access memory organized as 32,768 words by 8 bits using CMOS
|
OCR Scan
|
DDQ2S40
GM76C256
80mW/MHz
T-90-20
GM76C256 goldstar
GM76C256-10
M/MAX-00
|
PDF
|
uPC177
Abstract: uPC458 uPC844 uPC1094 9020 8-pin SOP pc494 uPC824 uPC454 uPC802 uPC451
Text: General Purpose Linear IC Operational Amplifier Part number Function*1 Communication/industry General use Single Dual Quad use µPC151 µPC741 µPC251 µPC1458 µPC354 Recommended power supply voltage*2 V ±7.5 to ±16 V–+2 to V+–0.5 ±3 to ±16 µPC454
|
Original
|
PC151
PC741
PC251
PC1458
PC354
PC454
PC815
PC816
X10679EJCV0SG00
1996P
uPC177
uPC458
uPC844
uPC1094
9020 8-pin SOP
pc494
uPC824
uPC454
uPC802
uPC451
|
PDF
|
Untitled
Abstract: No abstract text available
Text: O E LE C T R IC A L CHARACTERISTICS Unless otherwise s p e c ifie d T a = - 4 0 ~ 8 5 0C >V C C = 2. 7 ~ 5 . 5 V Limit Parameter Symbol Unit Min. Typ. Max. Condition Test Circuit 0.3x VCC V DI Pin — — V DI Pin — 0.2x VCC V CS, SK, WC Pin V CS, SK, WC Pin
|
OCR Scan
|
|
PDF
|
gm76c88
Abstract: GoldStar GoldStar gm76c88 CS13 GM76C88-10 GM76C88-70 GM76C88-85 cs1030
Text: GOLDSTAR TECHNO LOG Y INC/ SIE D 402fl757 D 0 D 2 S n 3 PRODUCT SPECIFICATION GM76C88 G o ld S ta r GOLD STAR CO., LTD. 8,192 X 8 BIT STATIC RAM T - H Description Pin Configuration The GM76C88 is 65,536 bit staic random access memory organized as 8,192 words by 8 bits using CMOS
|
OCR Scan
|
402fl757
GM76C88
GM76C88
70/85/100ns.
192x8
T-90-20
GoldStar
GoldStar gm76c88
CS13
GM76C88-10
GM76C88-70
GM76C88-85
cs1030
|
PDF
|
GoldStar
Abstract: GM71C4256-85 RAS 0510 connection diagram 104 csk 14 tv goldstar GM71C4256 GM71C4256-12 RAS 0510
Text: GOLDSTAR TECHNOLO GY INC/ 51E D • 402Ô7S7 aOOSSTb 4 ■ PRELIMINARY SPECIFICATION GoldStar GM71C4256 kSSJ GOLD STAR CO., LTD. 262,144 WORDS x 4 BIT CMOS DYNAMIC RAM Description Pin Configuration The G M 71C 4256 is the new generation dynamic RAM organized 2 6 2 ,1 4 4 X 4 Bit. The G M 71C4256 utilizes
|
OCR Scan
|
GM71C4256
GM71C4256
144X4
m0es757
T-90-20
GoldStar
GM71C4256-85
RAS 0510 connection diagram
104 csk
14 tv goldstar
GM71C4256-12
RAS 0510
|
PDF
|
74ALS162
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs _ M IT SU B I S H I iDGTL LOGIO M 7 4 A L S 1 6 2 0 A P 11 D e J t,S4TflE7 D Q 127 S2 S OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT INVERTED DESCRIPTION The M 74ALS1620AP is a semiconductor Integrated cir cuit consisting of eight bus transm itter/receiver circuits
|
OCR Scan
|
74ALS1620AP
M74ALS620AP
16P2P
16-PIN
150mil
20P2V
20-PIN
300mil
E--07
74ALS162
|
PDF
|
9020 eeprom
Abstract: 9020 8-pin SOP 9020 8pin
Text: Memory ICs 2,048/4,096-Bit Serial Electrically Erasable PROM BR9020/BR9020F BR9040/BR9040F ►Features Low power CMOS technology 128 x 16 bits configuration BR9020/F 256 x 16 bits configuration (BR9040/F) 2.7V to 5.5V operation 4-wire Bus Interface 1MHz Clock Rate
|
OCR Scan
|
096-Bit
BR9020/BR9020F
BR9040/BR9040F
BR9020/F)
BR9040/F)
BR9020/BR9020F/BR9040/BR9040F
9020 eeprom
9020 8-pin SOP
9020 8pin
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ÍDGTL LOGIC} TI » F | bS4Tfi57 0015b34 I 6249827 MITSUBISHI 0 §~ MITSUBISHI ALSTTLs M 74A LS640A P íDGTL LOGIC 91D 12634 D I_OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT INVERTED) DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M74ALS640AP is a semiconductor integrated circuit
|
OCR Scan
|
bS4Tfi57
0015b34
LS640A
M74ALS640AP
16P2P
16-PIN
150mil
20P2V
20-PIN
300mil
|
PDF
|
mpc5023
Abstract: Oa05 MPC5201 HPC5020 Oa203 OA206 OA202 NEC bidirectional zener diodes OA03A OP 7241
Text: MW 3 1993 111 t V ANALOG MASTER BIPOLAR LINEAR ARRAYS c h s , v -c h s , m -c h s Series - NEC Electronics Inc. March 1993 Description Figure 1. Typical Analog Master Die NEC's Analog M aster fam ilies CHS, V-CHS, M-CHS Series are bipolar linear arrays for developing analog
|
OCR Scan
|
|
PDF
|
D78 NEC
Abstract: spx 1404 DSPG 71051 MCM NAND VR10000 NEC 71055 986M
Text: CB-C10 2.5-Volt, 0.25-Micron drawn CMOS Cell-Based ASIC NEC Electronics Inc. Preliminary March 1997 Figure 1. Chip Size Package (CSP) Description NEC’s 0.25 µm drawn (0.18 µm L-effective) CB-C10 family incorporates ultra-high-performance cores with deep submicron process technology for high-end applications
|
Original
|
CB-C10
25-Micron
CB-C10
A12504EU1V0DS00
D78 NEC
spx 1404
DSPG
71051
MCM NAND
VR10000
NEC 71055
986M
|
PDF
|
upd4993
Abstract: f 49055 uPD72103 Z80 PROCESSOR in aerospace 49055 uPD71054 uPD7210 C50T uPD70008 72065B
Text: CB-C8VX/VM 3-Volt, 0.5-Micron Cell-Based CMOS ASIC NEC Electronics Inc. Preliminary April 1996 Figure 1. BGA Package Examples Description NEC's CB-C8VX/VM CMOS cell-based ASIC family facilitates the design of complete cell-based silicon systems composed of user-defined logic, complex
|
Original
|
35-micron
A10985EU1V0DS00
upd4993
f 49055
uPD72103
Z80 PROCESSOR in aerospace
49055
uPD71054
uPD7210
C50T
uPD70008
72065B
|
PDF
|
CB-C9 macro
Abstract: NZ70008H upd4993 b60c C40C M97C g34c nec 772 uPD71054 22758
Text: NEC Electronics Inc. CB-C9 3.3-Volt, 0.35-Micron Cell-Based CMOS ASIC Preliminary Description June 1996 Figure 1. System-on-Silicon NEC's CB-C9 CMOS cell-based ASIC family facilitates the design of complete cell-based silicon systems composed of user-defined logic, complex macrofunctions such as microprocessors, intelligent
|
Original
|
35-Micron
35micron
27-micron
A11272EU1V0DS00
CB-C9 macro
NZ70008H
upd4993
b60c
C40C
M97C
g34c
nec 772
uPD71054
22758
|
PDF
|
MAX4852
Abstract: intel 82533
Text: SSI 32C9022 W M M k f f lS SCSI Combo Controller 48 Mbit/s; dual bit NRZ interface ' A TDK Group/Company Preliminary Data January 1995 DESCRIPTION FEATURES The SSI 32C9022 is an advanced CMOS VLSI device which integrates major portions of the hardware needed
|
OCR Scan
|
32C9022
32C9022
88-bit
0011LT3
MAX4852
intel 82533
|
PDF
|
S24C MARK
Abstract: tsop 3602 9020 8-pin SOP SIP 400B nec 1251 P100G thomson 462 t P5VP-340B3-2 J 80222 P28D-100-600A1-1
Text: Packages Plastic DIP Dual In-line Package Units in mm 8-pin plastic DIP (300mil) 8 5 1 4 14-pin plastic DIP with TAB (300mil) 14 8 1 7 20.32 MAX. 7.62 10.16 MAX. 24.60 MAX. 7.62 4.31 MAX. 6.4 0.9 MIN. 6.4 5.08 MAX. 5.08 MAX. 4.31 MAX. 2.54 0.51 MIN. 2.54
|
Original
|
300mil)
14-pin
P8C-100-300B,
P14CT-100-300B-1
X10679EJCV0SG00
S24C MARK
tsop 3602
9020 8-pin SOP
SIP 400B
nec 1251
P100G
thomson 462 t
P5VP-340B3-2
J 80222
P28D-100-600A1-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Memory ICs 1, 2, and 4k bit EEPROMs for direct connection to serial ports BR9010 / BR9010F / BR9010FV / BR9020 / BR9020F / BR9040 / BR9040F • F ea tu res • Pin a ssig n m e n ts • B R 9 0 1 0 / F / FV 1k bit : 64 w o rd s x 16 bits B R 9 0 2 0 / F (2k b it): 128 w o rd s x 16 bits
|
OCR Scan
|
BR9010
BR9010F
BR9010FV
BR9020
BR9020F
BR9040
BR9040F
9010F
|
PDF
|
tda 9340
Abstract: TDA 7205 STR 6253 STR WG 6253 ic 9022 HE 7218 STR W 6253 tda 7214 CS161 32P4910
Text: SSI 32C9600 ¿ ite m s u s k m ATA-2 Storage Controller 160 Mbit/s, 8-Bit NRZ Interface s A TDK Group/Company Advance Information N ovem ber 1994 DESCRIPTION FEATURES T he SSI 32C 9600 is an advanced CM O S VLSI device w h ich in te g ra te s m ajor po rtio n s of the hardw are
|
OCR Scan
|
32C9600
32C9600
194-rev.
tda 9340
TDA 7205
STR 6253
STR WG 6253
ic 9022
HE 7218
STR W 6253
tda 7214
CS161
32P4910
|
PDF
|
MC6821 mc6820
Abstract: ADC0804 BLOCK DIAGRAM ADC0804 PIN DIAGRAM ADC0804LCN AN020 mc6820 ADC0804 datasheet MC6820 PIA 80C48 ADC0802
Text: ADC0802, ADC0803 ADC0804 8-Bit, MicroprocessorCompatible, A/D Converters August 1997 Features Description • 80C48 and 80C80/85 Bus Compatible - No Interfacing Logic Required The ADC0802 family are CMOS 8-Bit, successive-approximation A/D converters which use a modified potentiometric
|
Original
|
ADC0802,
ADC0803
ADC0804
80C48
80C80/85
ADC0802
MC6821 mc6820
ADC0804 BLOCK DIAGRAM
ADC0804 PIN DIAGRAM
ADC0804LCN
AN020
mc6820
ADC0804 datasheet
MC6820 PIA
|
PDF
|