Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7C384A Search Results

    SF Impression Pixel

    7C384A Price and Stock

    Cypress Semiconductor CY7C384A-2JC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics CY7C384A-2JC 24
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Cypress Semiconductor CY7C384A1JC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics CY7C384A1JC 11
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    7C384A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    81c78

    Abstract: 7C291 5962-8515505RX 27PC256-12 PAL164A 8464C 5C6408 72018 39C10B MACH110 cross reference
    Text: Product Line Cross Reference CYPRESS 2147-35C 2147-45C 2147-45C 2147-45M+ 2147-55C 2147-55M 2148-35C 2148-35C 2148-35M 2148-45C 2148-45C 2148-45M 2148-45M+ 2148-55C 2148-55C 2148-55M 2149-35C 2149-35C 2149-35M 2149-45C 2149-45M 2149-45M 2149-55C 2149-55C 2149-55M


    Original
    PDF 2147-35C 2147-45C 2147-45M+ 2147-55C 2147-55M 2148-35C 2148-35M 2148-45C 81c78 7C291 5962-8515505RX 27PC256-12 PAL164A 8464C 5C6408 72018 39C10B MACH110 cross reference

    CY7C384A

    Abstract: CY7C383A-1JC CY7C383A-1JI CY7C383A-2JC CY7C383A-2JI CY7C383A
    Text: filename:Monday, August 10, 1992 Revision: October 5, 1995 CY7C383A 7C384A UltraLogict Very High Speed 2K Gate CMOS FPGA Features D Very high speed D D D D D Ċ Loadable counter frequencies greater than 150 MHz Ċ ChipĆtoĆchip operating frequencies up to 110 MHz


    Original
    PDF CY7C383A CY7C384A 84pin 85pin 100pin 16bit CY7C384A CY7C383A-1JC CY7C383A-1JI CY7C383A-2JC CY7C383A-2JI CY7C383A

    programmer manual EPLD cypress

    Abstract: pASIC380 programming manual EPLD CY7C383A GAL programmer schematic
    Text: filename: Tuesday, August 11, 1992 Revision: October 9, 1995 pASIC380 Family UltraLogict Very High Speed CMOS FPGAs D Robust routing resources Features D Very high speed D D D D D D D Ċ Loadable counter frequencies greater than 150 MHz Ċ ChipĆtoĆchip operating frequencies


    Original
    PDF pASIC380 16bit programmer manual EPLD cypress pASIC380 programming manual EPLD CY7C383A GAL programmer schematic

    Untitled

    Abstract: No abstract text available
    Text: m u iit im ü . iv iu M U c iy , n u y u ö i i u , Revision: Monday, May 23,1994 CY7C383A 7C384A W CYPRESS Very High Speed 2K 6K Gate CMOS FPGA — Fast, fully automatic place and route — Waveform simulation with back annotated net delays — PC and workstation platforms


    OCR Scan
    PDF CY7C383A CY7C384A CY7C383A) CY7C384A) 0D14575

    Untitled

    Abstract: No abstract text available
    Text: CY7C383A 7C384A C y pr e ss UltraLogic Very High Speed 2K Gate CMOS FPGA Functional Description — Waveform sim ulation with back annotated net delays — PC and workstation platforms Features • Very high speed — Loadable counter frequencies greater than 150 MHz


    OCR Scan
    PDF CY7C383A CY7C384A 7C383A 7C384A 68-pin 100-Pin 85-Pin

    ACT1020

    Abstract: CY7C383A CY7C384A Military Plastic pASIC 3 Family
    Text: CY7C383A 7C384A CYPRESS Very High Speed 2K 6K Gate CMOS FPGA — Fast, fully automatic place and route — Waveform simulation with back annotated net delays — PC and workstation platforms Robust routing resources — Fully automatic place and route of


    OCR Scan
    PDF CY7C383A CY7C384A 84-pin 100-pin 16-bit CY7C384Aâ ACT1020 CY7C384A Military Plastic pASIC 3 Family

    kt 84l

    Abstract: C383A 7C384A
    Text: CY7C383A 7C384A y CYPRESS Features • Very high speed — Loadable counter frequencies greater than 150 MHz — C hip-lo-chip operating frequencies up to 110 MHz — Input + logic cell + output delays under 6 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan
    PDF 84-pin 85-pin 100-pin 16-bit CY7C383A CY7C384A 84-Lead kt 84l C383A 7C384A

    Untitled

    Abstract: No abstract text available
    Text: CY7C383A 7C384A *= CYPRESS Very High Speed 2K 6K Gate CMOS FPGA — Fast, fully autom atic place and route — Waveform simulation with back annotated net delays — PC and workstation platforms Robust routing resources — Fully automatic place and route of


    OCR Scan
    PDF CY7C383A CY7C384A CY7C383A) CY7C384A) CY7C384A-0G 84-Pin CY7C384A-0JC 84-Lead CY7C384Aâ 100-Pin

    CY7C384A-XGMB

    Abstract: CY7C382P CY7C383A CY7C383A-2JC CY7C383A-2JI CY7C384A CY7C385P CLK503
    Text: CY7C383A 7C384A CYPRESS Features • Very high speed — Loadable counter frequencies greater than 150 MHz — Chip-to-chip operating frequencies up to 110 MHz — Input + logic cell + output delays under 6 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan
    PDF CY7C383A CY7C384A 84-pin 85-pin 100-pin 16-bit CY7C384Aâ 84-Lead CY7C384A- C384Aâ CY7C384A-XGMB CY7C382P CY7C383A-2JC CY7C383A-2JI CY7C384A CY7C385P CLK503

    programmer manual EPLD cypress

    Abstract: No abstract text available
    Text: l l lt fM d l l l t? . I U t? 5 U d y , M U y U 5 > l I I , ItKfcS Revision: Tuesday, June 28,1994 pASIC380 Family F/ CYPRESS Features • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz


    OCR Scan
    PDF pASIC380 16-bit 0014L22 programmer manual EPLD cypress

    CY7C383A-2JC

    Abstract: CY7C383A-2JI CY7C384A-OAC CLK503
    Text: CY7C383A 7C384A s# CYPRESS UltraLogic Very High Speed 2K Gate CMOS FPGA — Waveform simulation with back annotated net delays — PC and workstation platforms Extensive 3rd party tool support — See Development Systems section Robust routing resources


    OCR Scan
    PDF CY7C383A CY7C384A 84-pin 85-pin 100-pin 16-bit CY7C384Aâ 84-Lead CY7C383A-2JC CY7C383A-2JI CY7C384A-OAC CLK503

    Untitled

    Abstract: No abstract text available
    Text: > CYPRESS Features • Full 33V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-8-chip operating frequencies up to 85 MHz — Input + logic cell + output delays under 7 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan
    PDF 208-pin 352-pin 16-bit SIC380 pASIC380,