Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS74A IC Search Results

    74LS74A IC Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    74LS74AFPEL-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    74LS74AP-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    74HC4053FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SPDT(1:2)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T125FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T126FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation

    74LS74A IC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74ls74a

    Abstract: 751A-02
    Text: SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.


    Original     		PDF SN54/74LS74A 74LS74A 751A-02

    74LS74A

    Abstract: 751A-02
    Text: SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.


    Original     		PDF SN54/74LS74A 74LS74A 751A-02

    Altera lpm lib 8count

    Abstract: 74LS74A EPF8452ALC84 FLEX8000 sram book 8count
    Text: Introduction Viewlogic Powerview design tools and the Altera MAX+PLUS II development software together provide a complete and integrated programmable logic design environment for the Sun SPARCstation, HP 9000 Series 700, and IBM RISC System/6000 workstation platforms. This


    Original     		PDF System/6000 Altera lpm lib 8count 74LS74A EPF8452ALC84 FLEX8000 sram book 8count

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERD FLIP-FLOPS WITH PRESET AND CLEAR Description This device contains two independent D-type positive edge triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the


    OCR Scan     		PDF GD54/74LS74A

    74LS74A

    Abstract: 54LS 74LS
    Text: GD54/74LS74A DUAL D-TYPE POS.T.VE EDGE-TRIGGED FLIP-FLOPS Description Pin Configuration This device contains tw o ind epen den t D -typ e positive ed g e triggered flip-flops. A low level at the p reset or clear inputs sets or resets the outputs regardless of the levels of the


    OCR Scan     		PDF GD54/74LS74A configurat25Â 74LS74A 54LS 74LS

    74LS74A

    Abstract: No abstract text available
    Text: <g> MOTOROLA SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The S N 54/74LS 74A dual edge-triggered flip-flop utilizes Schottky TTL cir­ cuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also com plementary Q and Q outputs.


    OCR Scan     		PDF SN54/74LS74A 54/74LS 74LS74A

    74LS74A

    Abstract: No abstract text available
    Text: M M O T O R O L A SN54/74LS74A D E S C R I P T I O N - The S N 5 4 L S /7 4 L S 7 4 A dual edge-triggered flip-flop u tilizes Schottky TTL circu itry to produce high speed D-type flip-flops. Each flip-flop has individual cfear and set inputs, arid also com plem entary


    OCR Scan     		PDF SN54/74LS74A 74LS74A

    Untitled

    Abstract: No abstract text available
    Text: H D 74LS74A . Dual D-type Positive Edge-triggered Flip-Flops with Preset and Clear • P IN ARRANGEMENT ■FU N C T IO N TABLE O utputs Inputs P re s e t C lear Clock D Q Q L H X X H L H L X X L H L L X X H* H* H H H H L H H L L H H H X Qo Qo L Notes) H; high level, L; low level, X; irrelevant


    OCR Scan     		PDF HD74LS74A T-90-10 74LSOO ib203

    74LS74AN

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm hold tim es are not violated. A low logic level on the preset or clear inputs will set o r reset th e outputs regardless of the logic levels o f th e o ther inputs. General Description This device contains tw o independent positive-edge-triggered D flip-flops w ith com plem entary o ut­


    OCR Scan     		PDF DM74LS74A DM74LS74A 74LS74AN

    74LS74AN

    Abstract: 54ls74aj 74ls74a ic
    Text: S E M IC O N D U C T O R tm hold tim es are not violated. A low logic level on the preset or clear inputs will se t o r reset th e outputs regardless of the logic levels o f th e o ther inputs. General Description This device contains tw o independent positive-edge-triggered D flip-flops w ith com plem entary o ut­


    OCR Scan     		PDF DM74LS74A DM74LS74A 74LS74AN 54ls74aj 74ls74a ic

    Untitled

    Abstract: No abstract text available
    Text: M M O T O R O L A SN54LS74A SN54LS74A D E S C R I P T I O N - The S N 5 4 L S / 7 4 L S 7 4 A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary


    OCR Scan     		PDF SN54LS74A SN54LS74A SN54LS/74LS74A

    7474 D flip-flop circuit diagram

    Abstract: 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a
    Text: 7474, LS74A, S74 Signetjcs Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION T h e '7 4 is a dual positive edge-triggered D -type flip-flop featuring individual D ata, Clock, S e t and R eset inputs; also com ­ plem entary Q and Ü outputs.


    OCR Scan     		PDF LS74A, 1N916, 1N3064, 500ns 500ns 7474 D flip-flop circuit diagram 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a

    7474 pin out diagram

    Abstract: TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 pin configuration 7474 7474 ttl Flip-Flops 7474 pin diagram of 7474
    Text: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and 5 outputs.


    OCR Scan     		PDF LS74A, 500ns 500ns 1N916, 1N3064, 7474 pin out diagram TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 pin configuration 7474 7474 ttl Flip-Flops 7474 pin diagram of 7474

    TTL 7474

    Abstract: 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 74574 7474 D flip-flop 8XC660
    Text: Signetics 7474, LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and Q outputs.


    OCR Scan     		PDF 1N916, 1N3064, 500ns TTL 7474 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 74574 7474 D flip-flop 8XC660

    Untitled

    Abstract: No abstract text available
    Text: TYPES SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR REVISED DECEMBER 1983 Package Options Include Both Plastic and Ceram ic Chip Carriers in Addition to Plastic


    OCR Scan     		PDF SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 54L74

    74ls74ap

    Abstract: M74LS74AP
    Text: M IT S U B IS H I LSTTLs M74LS74AP DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH SET AND RESET DESCRIPTION The M 7 4L S 74 A P is a semiconductor intergrated circuit PIN CONFIGURATION TOP VIEW containing 2 D-type positive edge-triggered flip -flo p circuits


    OCR Scan     		PDF M74LS74AP M74LS74AP b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN 74ls74ap

    74s74

    Abstract: 54S74
    Text: SN5474, SN54LS74A, SM54S74, SN7474, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983 - REVISED MARCH 1988 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic


    OCR Scan     		PDF SN5474, SN54LS74A, SM54S74, SN7474, SN74LS74A, SN74S74 74s74 54S74

    rm 02 l 25 u

    Abstract: No abstract text available
    Text: AA M OTOROLA SN54LS74A SN54LS74A D E S C R IP T IO N - T h e S N 5 4 L S /7 4 L S 7 4 A d u a l e d g e -trig g e re d flip -flo p u tiliz e s S c h o ttk y TTL c ir c u itry to p ro d u c e h ig h speed D -ty p e flip -flo p s . E ach flip -flo p has in d iv id u a l cle a r and s e t in p u ts , a n d also c o m p le m e n ta ry


    OCR Scan     		PDF

    IC AND GATE 7408 specification sheet

    Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
    Text: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format


    OCR Scan     		PDF

    LS74A

    Abstract: e142d SN54L74 SN54H74 SN5474 SN54LS74A SN54S74 SN74 SN74H74 SN74LS74A
    Text: TYPES SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLiÏ - f Lo P S W % P ^ E T AND C ^A R — _ _ . . . R E V IS E D D E C E M B E R 1 9 83 P ackage O ptions Include Both Plástic and C eram ic Chip Carriers in A dd itio n to Plastic


    OCR Scan     		PDF SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, 280i2, CL-15pF LS74A e142d SN54L74 SN54H74 SN5474 SN54LS74A SN54S74 SN74 SN74H74 SN74LS74A

    M74LS74AP

    Abstract: 20-PIN
    Text: M IT S U B IS H I LSTTLs M 7 4 L S 7 4 A P DUAL D -TY PE P O SIT IV E ED G E-TR IG G ER ED F LIP -FL O P S W ITH S E T AND R E S E T DESCRIPTION The M 7 4L S 74 A P is a semiconductor intergrated circuit PIN CONFIGURATION TOP VIEW containing 2 D-type positive edge-triggered flip -flo p circuits


    OCR Scan     		PDF M74LS74AP M74LS74AP 16-PIN 20-PIN

    SN5474

    Abstract: SN54LS74A SN54S74 SN74 SN7474 SN74LS74A SN74S74 LS74A
    Text: S N 5 474, S N 5 4 LS 74 A . S N 5 4S 74, S N 7474. S N 74 LS 74 A , S N 74S 74 D U A L D -T Y P E P O S IT IV E E D G E T R IG G E R ED F LIP -FL O P S W ITH P R E S E T A N D C LE A R DECEMBER 1983 - Package Options Include Plastic "'Small Outline" Packages, Ceramic Chip Carriers


    OCR Scan     		PDF SN5474, SN54LS74A, SN54S74, SN7474. SN74LS74A, SN74S74 SN5474 SN54LS74A SN54S74 SN74 SN7474 SN74LS74A LS74A

    74LS167

    Abstract: F199 transistor 74LS382 74LS514 74LS76A 74LS183 transistor b1100 74LS204 74ls171 F199
    Text: L F U J I T S U M ICR OELECTRO N ICS • 76C D 13 374T?b2 0003=170 0 ■ n Î-4 2 -1 1 -0 5 " m zæm F U JIT S U @iÆ<§ ñ w m ^ is s E s i GENERAL INFORMATION •. o f standard SSI's and M STs such as 7 4 L S series are prepared as macros called " F - M A C R G " in the library.


    OCR Scan     		PDF 74LS181 74LS183 74LS190 74LS191 74LS192 74LS193 74LS194A 74LS195A 74S260 74LS261 74LS167 F199 transistor 74LS382 74LS514 74LS76A transistor b1100 74LS204 74ls171 F199

    74191, 74192, 74193 circuit diagram

    Abstract: IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411
    Text: P L S -W S /H P MAX+PLUS II Programmable Logic Software for HP/Apollo Workstations Data Sheet September 1991, ver. 3 Features □ □ LI LI □ □ □ □ General Description Software support for Classic, M A X 5000, M A X 7000, and ST G E P L D s Runs on H ew lett Packard /A p o llo Series 3000, 3500, 4000, 4500, and


    OCR Scan     		PDF HP400 QIC-24, 60-Mbytetape 74191, 74192, 74193 circuit diagram IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411