5VLX30 Search Results

5VLX30 Price and Stock

Filter by Manufacturer


AMD XC5VLX30-3FF324C IC FPGA 220 I/O 324FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC5VLX30-3FF324C	Tray			1	1 $763.1 10 $763.1 100 $763.1 1000 $763.1 10000 $763.1	Buy Now
Avnet Americas	XC5VLX30-3FF324C	Tray		12 Weeks	1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
Mouser Electronics	XC5VLX30-3FF324C		4			1 $763.11 10 $763.11 100 $763.11 1000 $763.11 10000 $763.11	Buy Now
AMD XC5VLX30-1FF324I IC FPGA 220 I/O 324FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC5VLX30-1FF324I	Tray			1	1 $609.7 10 $609.7 100 $609.7 1000 $609.7 10000 $609.7	Buy Now
Avnet Americas	XC5VLX30-1FF324I	Tray		12 Weeks	1	1 $593.285 10 $593.285 100 $593.285 1000 $593.285 10000 $593.285	Buy Now
AMD XC5VLX30-2FF676C IC FPGA 400 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC5VLX30-2FF676C	Tray			1	1 $626.6 10 $626.6 100 $626.6 1000 $626.6 10000 $626.6	Buy Now
Avnet Americas	XC5VLX30-2FF676C	Tray		12 Weeks	1	1 $609.73 10 $609.73 100 $609.73 1000 $609.73 10000 $609.73	Buy Now
AMD XC5VLX30-1FF676C IC FPGA 400 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC5VLX30-1FF676C	Tray			1	1 $501.8 10 $501.8 100 $501.8 1000 $501.8 10000 $501.8	Buy Now
Avnet Americas	XC5VLX30-1FF676C	Tray		12 Weeks	1	1 $488.29 10 $488.29 100 $488.29 1000 $488.29 10000 $488.29	Buy Now
Mouser Electronics	XC5VLX30-1FF676C					1 $501.75 10 $501.75 100 $501.75 1000 $501.75 10000 $501.75	Get Quote
AMD XC5VLX30-3FFG676C IC FPGA 400 I/O 676FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC5VLX30-3FFG676C	Tray			1	1 $877.5 10 $877.5 100 $877.5 1000 $877.5 10000 $877.5	Buy Now
Avnet Americas	XC5VLX30-3FFG676C	Tray		12 Weeks	1	1 $853.875 10 $853.875 100 $853.875 1000 $853.875 10000 $853.875	Buy Now

Find more 5VLX30 price and stock on Findchips.com

5VLX30 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
C3202 Abstract: C32025 TMS320C25 test bench for 16 bit shifter C32025TX Text: Control Unit o 16-bit instruction decoding o Repeat instructions for effi- C32025 Digital Signal Processor Core cient use of program space and enhanced execution Central Arithmetic-Logic Unit o 16-bit parallel shifter; 32-bit arithmetic and logical operations	Original	16-bit C32025 32-bit C32025 TMS320C25 C3202 test bench for 16 bit shifter C32025TX	PDF
4VFX12-12 Abstract: No abstract text available Text: Complies with the USB 2.0 specification USBHS-HUB USB Hi-Speed Embedded Hub Controller Core The USBHS-HUB core implements a hi-speed configurable USB Hub controller that can serve as an interface between a USB host and multiple USB peripheral devices, each	Original		PDF
16750 UART texas instruments Abstract: 16750 UART uart 16750 H16750S uart 16750 baud rate Text: Capable of running all existing 16450 and 16550a software Fully Synchronous design. All inputs and outputs are based on the rising edge of clock H16750S UART with FIFOs, IrDA, and Synchronous CPU Interface Core The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device. It performs serial-to-parallel conversion on data	Original	16550a H16750S H16750S 16450-compatible 16750 UART texas instruments 16750 UART uart 16750 uart 16750 baud rate	PDF
Untitled Abstract: No abstract text available Text: RapidIO Logical I/O and Transport Layer Interface v4.1 DS242 February 15, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE RapidIO™ Logical (I/O) and Transport Layer interface is optimized for Virtex™-5 LXT/SXT, Virtex-4 FX and Virtex-II Pro FPGAs, and is compliant with	Original	DS242 5VLX30T 4VFX20 2VP20	PDF
Serial RapidIO Abstract: GT11 RocketIO Text: .’ Serial RapidIO Physical Layer v4.1 DS293 February 15, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Serial RapidIO Physical Layer cores are fixed-netlist solutions for the RapidIO interconnect. The 1x and 4x cores are pre-implemented and fully	Original	DS293 Serial RapidIO GT11 RocketIO	PDF
verilog code for dual port ram with axi interface Abstract: XC6SLX25T-2CSG324 UG473 verilog code for dual port ram with axi lite interface XC6VLX75T-2FF784 hamming code in vhdl axi wrapper blk_mem_gen verilog code for pseudo random sequence generator in state diagram of AMBA AXI protocol v 1.0 Text: LogiCORE IP Block Memory Generator v7.1 DS512 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Block Memory Generator BMG core is an advanced memory constructor that generates area and performance-optimized memories	Original	DS512 verilog code for dual port ram with axi interface XC6SLX25T-2CSG324 UG473 verilog code for dual port ram with axi lite interface XC6VLX75T-2FF784 hamming code in vhdl axi wrapper blk_mem_gen verilog code for pseudo random sequence generator in state diagram of AMBA AXI protocol v 1.0	PDF
3S500E-5 Abstract: sha1 verilog code for sha1 hash function Text:  Compliant to the FIPS 180-1 specification for SHA-1.  Bit padding. SHA1 SHA-1 Secure Hash Function Core  264-1 bits maximum message length.  Supported Message lengths mul- tiple of 8-bits.  Initial values of Chaining Va- riables selected before	Original		PDF
16550A Abstract: H16550S Text: Capable of running all existing 16450 and 16550a software H16550S UART with FIFOs and Synchronous CPU Interface Core The H16550S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device. It performs serial-to-parallel conversion on data	Original	16550a H16550S H16550S	PDF
MAC-1G Abstract: No abstract text available Text: Network interface features o Supports data transfer rates of 10/100/1000 Mbps MAC-1G 1-Gigabit Ethernet Media Access Controller Core o MII/GMII Media Independent Interface o Optional RMII, SMII o PHY management interface* Data link layer functionality o Meets IEEE 802.3 - 2000 spe-	Original		PDF
3s500e-5 Abstract: "network interface cards" Text: Network interface features o Supports 10/100Mb/s data transfer rates MAC Ethernet Media Access Controller Core o Media Independent Interface MII o Optional Reduced Media In- dependent Interface (RMII) Data link layer functionality o Meets the IEEE 802.3	Original	10/100Mb/s 3s500e-5 "network interface cards"	PDF
verilog code for 32 bit AES encryption Abstract: SP800-38A FIPS-197 3S1600E Text:  Conforms to the Advanced En- cryption Standard AES standard (FIPS PUB 197) AES-P  Single module efficiently inte- Programmable AES Encrypt/Decrypt Core  Run-time programmable for: grates multiple AES functions and modes − Encryption or Decryption	Original	FIPS-197 128-bit, 192-bit 256-bit verilog code for 32 bit AES encryption SP800-38A 3S1600E	PDF
6SLX45-2 Abstract: 3s500e-5 4VFX12 Text: Complies with the USB 2.0 specification and its On-The-Go supplement USBHS-OTG-SD Supports one Low-Speed, FullSpeed, or High-Speed peripheral device in Host mode USB2.0 On-The-Go Controller Core Supports Full-Speed and HighSpeed data transfer in Peripheral mode	Original		PDF
R8051XC Abstract: usbfs-5 3S1600E Text:  Support for Full and Low Speed operation according to the USB 2.0 specification  Generic system bus interface USBFS-DEV  Serial Interface Engine USB Full-Speed Device Controller Core  Support full speed devices  Extraction clock and data sig-	Original	8/16/24/32-bit 8/16/32-bit R8051XC USBFS-51 usbfs-5 3S1600E	PDF
XC6SL Abstract: SPARTAN 6 Configuration SPARTAN-6 DS512 RAMB36 RAMB18 RAMB18SDP hamming decoder vhdl code spartan 3 multiprocessor 2Kx18 Text: Block Memory Generator v3.3 DS512 September 16, 2009 Product Specification Introduction • The Xilinx LogiCORE IP Block Memory Generator core is an advanced memory constructor that generates area and performance-optimized memories using embedded block RAM resources in Xilinx FPGAs.	Original	DS512 XC6SL SPARTAN 6 Configuration SPARTAN-6 RAMB36 RAMB18 RAMB18SDP hamming decoder vhdl code spartan 3 multiprocessor 2Kx18	PDF

sha256 Abstract: SHA-256 3s500e-5 Text:  Compliant to FIPS 180-2 specifi- cation of SHA-256.  Bit padding. SHA256 SHA-256 Secure Hash Function Core  264-1 bits maximum message length.  Supported Message lengths mul- tiple of 8-bits.  Initial values of Chaining Va- riables selected before	Original	SHA-256. SHA256 SHA-256 SHA256 3s500e-5	PDF
SDLC Abstract: 3s250E IN SDLC PROTOCOL 80C152 intel 8051 application information xilinx spartan SDLC synchronous signals Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Controller Core The SDLC controller is a synthesizable HDL core providing a high-speed synchronous serial communication interface. Operation of the controller is similar to that used in the Intel 8XC152 Global Serial	Original	80C152 8XC152 SDLC 3s250E IN SDLC PROTOCOL intel 8051 application information xilinx spartan SDLC synchronous signals	PDF
1000BASE-X Abstract: FF1152 1000base-x xilinx Text: IEEE 802.3-2002 Standard compliance MAC-1G-PCS Gigabit Ethernet MAC Controller Physical Coding Sublayer Configurable and monitorable through the Management Interface 1000BASE-X Auto-Negotiation process support for information data exchange with a link partner	Original	1000BASE-X 8B-10B FF1152 1000base-x xilinx	PDF
usb 2.0 implementation using verilog Abstract: verilog code for dma controller verilog code for phy interface philips usb ahb slave verilog code verilog code for ahb master Text: USBHS-OTG-MPD USB Hi-Speed On-The-Go Controller for Multiple Peripheral Devices Core Complies with the USB 2.0 specification and On-The-Go supplement to the USB 2.0 specification In Host Mode, supports HiSpeed hubs and multiple LowSpeed, Full-Speed or Hi-Speed	Original		PDF
RAMB16 Abstract: 3s500e-5 RFC1321 Text:  Compliant to the RFC1321 Com- pliant to the RFC1321 specification of MD5. MD5 MD5 Hash Function Core The MD5 core is a high performance implementation of the MD5 Message Digest algorithm, a one-way hash function, compliant with RFC1321. The core is composed of two	Original	RFC1321 RFC1321 RFC1321. 512-bit 512-bit 75Mbps RAMB16 3s500e-5	PDF
32 BIT ALU design with verilog Abstract: 8 BIT ALU design with verilog code bcd verilog C68000 M6800 MC68000 verilog code for 32 BIT ALU implementation 4 bit alu verilog code 16 BIT ALU design with verilog hdl code 16 BIT ALU design with verilog code Text: Control Unit o 16-bit two levels instruction decoder C68000 16-bit Microprocessor Core o Three levels instruction queue 55 instructions and 14 address modes Supervisor and User mode o Independent stack for both modes Users registers The C68000 is core of a powerful 16/32-bit microprocessor and is derived from the Motorola MC68000 microprocessor. The C68000 is a fully functional 32-bit internal and 16bit external equivalent for the MC68000. The C68000 serves interrupts and exceptions,	Original	16-bit C68000 C68000 16/32-bit MC68000 32-bit 16bit MC68000. 32 BIT ALU design with verilog 8 BIT ALU design with verilog code bcd verilog M6800 verilog code for 32 BIT ALU implementation 4 bit alu verilog code 16 BIT ALU design with verilog hdl code 16 BIT ALU design with verilog code	PDF
Viterbi Trellis Decoder Abstract: IESS-308/309 phase noise 5VLX30 IESS-308/309 viterbi IESS-308/309 FPGA Virtex-6 LXT 6VLX75T viterbi convolution spartan-6fpgas Viterbi Decoder Text: Viterbi Decoder v7.0 DS247 June 24, 2009 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many	Original	DS247 IESS-308/309. Viterbi Trellis Decoder IESS-308/309 phase noise 5VLX30 IESS-308/309 viterbi IESS-308/309 FPGA Virtex-6 LXT 6VLX75T viterbi convolution spartan-6fpgas Viterbi Decoder	PDF
3S100E-5 Abstract: 8051 THROUGH I2C PROTOCOL ahb to i2c design implementation 89C51IC2 "programmable clock" i2c texas ahb to i2c testbench of a transmitter in verilog Text: I2C-HS Master/Slave Bus Controller Core The I2C-HS core implements a serial interface that meets the Philips I2C Bus specification version 2.1. It is compliant with the PVCI Peripheral Virtual Component Interface standard which is an open standard for SoC On-Chip Bus.	Original		PDF
Intel 8237 dma controller block diagram Abstract: C8237 3S50-5 Intel 8237 16 bit register in verilog BIT20 Text: Four, independent DMA channels Enable/Disable control of individual DMA requests C8237 Independent auto-initialization of all channels Programmable DMA Controller Xilinx Core Memory-to-Memory transfers Memory block initialization Address increment of decrement	Original	C8237 C8237 Intel 8237 dma controller block diagram 3S50-5 Intel 8237 16 bit register in verilog BIT20	PDF
RAMB16 Abstract: RAMB18X2SDP verilog for 8 point dct in xilinx what the difference between the spartan and virtex RAMB18X2 huffman decoder verilog RAMB18X2s Text:  Conforms to the spatial LJPEG-D Lossless JPEG Decoder Core sequential lossless encoding mode (SOF3) of the ISO/IEC 10918-1 standard (CCITT T.81 recommendation).  Standalone operation. o ISO/IEC 10918-1 JPEG stream input. o Decoded pixel samples out-	Original		PDF

5VLX30 Search Results

5VLX30 Price and Stock

AMD XC5VLX30-3FF324C

AMD XC5VLX30-1FF324I

AMD XC5VLX30-2FF676C

AMD XC5VLX30-1FF676C

AMD XC5VLX30-3FFG676C

5VLX30 Datasheets Context Search

C3202

4VFX12-12

16750 UART texas instruments

Untitled

Serial RapidIO

verilog code for dual port ram with axi interface

3S500E-5

16550A

MAC-1G

3s500e-5

verilog code for 32 bit AES encryption

6SLX45-2

R8051XC

XC6SL

sha256

SDLC

1000BASE-X

usb 2.0 implementation using verilog

RAMB16

32 BIT ALU design with verilog

Viterbi Trellis Decoder

3S100E-5

Intel 8237 dma controller block diagram

RAMB16