Untitled
Abstract: No abstract text available
Text: Pin Information for the Stratix V 5SGXBB Device Version 1.0 Note 1 Bank Number GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: FPGA Configurator FC512 Interconnect Systems, Inc. www.isipkg.com DATA SHEET FEATURES DESCRIPTION • Ultra-Compact Configuration Solution 512Mbit Flash + Controller Supports up to 32-bit wide Fast Passive Parallel FPP configuration bus The FC512 is a single device configuration solution that
|
Original
|
PDF
|
FC512
512Mbit
32-bit
FC512
512Mbits
216-ball,
100ms
13x13mm
216-ball
|
KF35-F1152
Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
Text: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Stratix V Device Overview 2014.04.08 SV51001 Subscribe Send Feedback Many of the Stratix V devices and features are enabled in the Quartus® II software version 13.0. The remaining devices and features will be enabled in future versions of the Quartus II software.
|
Original
|
PDF
|
SV51001
28-nm
40Glaken
|
Untitled
Abstract: No abstract text available
Text: 1 Transceiver Architecture in Stratix V Devices 2013.05.06 SV52002 Subscribe Feedback For a complete understanding of Stratix V transceivers, first review the transceiver architecture chapter, then refer to the subsequent chapters in this volume. You can implement Stratix V transceivers using Altera's transceiver intellectual property IP which are part
|
Original
|
PDF
|
SV52002
|
SV53001-2
Abstract: KF35-F1152 QSFP 40G transceiver RF40-F1517 KF40-F1517 10G SFP HF35-F1152 H40-H1517 5SGXB9
Text: Stratix V Device Handbook Volume 1: Overview and Datasheet 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V3-1.8 11.1 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Implementing Fractional PLL Reconfiguration with ALTERA_PLL and ALTERA_PLL_RECONFIG Megafunctions AN-661-2.0 Application Note This application note describes the flow for implementing fractional phase-locked loop PLL reconfiguration and dynamic phase shifting for fractional PLLs in 28-nm
|
Original
|
PDF
|
AN-661-2
28-nm
28-nm
|
Untitled
Abstract: No abstract text available
Text: Stratix V Device Overview 2013.05.06 SV51001 Subscribe Feedback Many of the Stratix V devices and features are enabled in the Quartus® II software version 13.0. The remaining devices and features will be enabled in future versions of the Quartus II software.
|
Original
|
PDF
|
SV51001
28-nm
40G/100G
|
Untitled
Abstract: No abstract text available
Text: Errata Sheet for Stratix V Devices ES-01034-1.6 Errata Sheet This errata sheet provides information about known device issues affecting Stratix V production devices. Production Device Issues for Stratix V Devices Table 1 lists the issues and the affected Stratix V production devices.
|
Original
|
PDF
|
ES-01034-1
|
5SGS
Abstract: No abstract text available
Text: Stratix V Device Datasheet SV53001-3.2 This document covers the electrical and switching characteristics for Stratix V devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and
|
Original
|
PDF
|
SV53001-3
5SGS
|
SV51001-3
Abstract: interlaken 100GBASE-R 5SGXBB HF35-F1152
Text: Stratix V Device Overview June 2012 SV51001-3.0 SV51001-3.0 This document provides an overview of the Stratix V devices and their features. Many of these devices and features are enabled in the Quartus® II software version 12.0. The remaining devices and features will be enabled in future versions of
|
Original
|
PDF
|
SV51001-3
28-nm
interlaken
100GBASE-R
5SGXBB
HF35-F1152
|