Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54LS109FMQB Search Results

    SF Impression Pixel

    54LS109FMQB Price and Stock

    Texas Instruments 54LS109FMQB

    J-KBAR FLIP-FLOP; Temperature Grade: MILITARY; Terminal Form: FLAT; No. of Terminals: 16; Package Code: DFP; Package Shape: RECTANGULAR;
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian 54LS109FMQB 94
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    54LS109FMQB Datasheets (4)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    54LS109FMQB National Semiconductor Dual Positive-Edge-Triggered J-Inverted K Flip-Flops with Preset, Clear, and Complementary Outputs Original PDF
    54LS109FMQB Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS109FMQB National Semiconductor 7 V, dual positive-edge-triggered master-slave J-K flip-flop with preset, clear and complementary output Scan PDF
    54LS109FMQB National Semiconductor Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs Scan PDF

    54LS109FMQB Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    DM74LS109AN

    Abstract: DM54LS109AW DM74LS109A DM74LS109AM J16A 54LS109 54LS109DMQB 54LS109FMQB DM54LS109AJ
    Text: DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the


    Original
    DM74LS109A DM74LS109AN DM54LS109AW DM74LS109A DM74LS109AM J16A 54LS109 54LS109DMQB 54LS109FMQB DM54LS109AJ PDF

    Untitled

    Abstract: No abstract text available
    Text: 54LS109,DM54LS109A,DM74LS109A 54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J- Flip-Flops with Preset, Clear, and Complementary Outputs Literature Number: SNOS278A 54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs


    Original
    54LS109 DM54LS109A DM74LS109A DM74LS109A SNOS278A PDF

    54LS109

    Abstract: 54LS109DMQB 54LS109FMQB DM54LS109A DM54LS109AJ DM54LS109AW DM74LS109A DM74LS109AM DM74LS109AN J16A
    Text: 54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs The J and K data is accepted by the flip-flop on the rising edge of the


    Original
    54LS109 DM54LS109A DM74LS109A 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109A DM74LS109AM DM74LS109AN J16A PDF

    Untitled

    Abstract: No abstract text available
    Text: Z9A National SLA Semiconductor 54LS109/DM54LS109A/DM74LSJI09A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and


    OCR Scan
    54LS109/DM54LS109A/DM74LSJI09A PDF

    Untitled

    Abstract: No abstract text available
    Text: LS109A National Semiconductor 54LS109/DM54LS109A/DM74LSJ09A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-trig­ gered J-K flip-flops with complementary outputs. The J and


    OCR Scan
    54LS109/DM54LS109A/DM74LSJ09A PDF

    Untitled

    Abstract: No abstract text available
    Text: June 1989 54LS109/DM54LS109A/DM74LSJ109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-trig­ gered J-K flip-flops with complementary outputs. The J and


    OCR Scan
    54LS109/DM54LS109A/DM74LSJ109A PDF

    Scans-051

    Abstract: No abstract text available
    Text: E M IC O N D U C T O R t General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a volt­


    OCR Scan
    DM74LS109A 16-Lead DM74LS109AN 54LS109FMQB DM54LS109AW Scans-051 PDF

    54LS109

    Abstract: 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109AM DM74LS109AN J16A M16A
    Text: June 1989 54LS109/DM54LS109A/DM74LSjK 9A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-trig£ered J-K flip-flops with complementary outputs. The J and


    OCR Scan
    54LS109/DM54LS109A/DM74LSJ109A 54LS109 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109AM DM74LS109AN J16A M16A PDF

    100414DC

    Abstract: 5401DM Fairchild dtl catalog fsa2719m 4727BPC FCM7010 FCM7004 937DMQB fairchild rtl FSA2501
    Text: FAIRMONT ELECTRONICS PTY. LTD. TE L.48-6421 4 8 -6 4 8 1 /2 /4 C AB LES ' FAIRTRONICS' C R A IG H A L L T E L E X 8-3227 S A . P O .BOX 41102, C R A IG H A LL 2024. I ouani v-ox 39! 262Bramley 2018 FAIRCHILD 464 Ellis Street, M ountain View, C alifornia 94042


    OCR Scan
    262Bramley orporation/464 962-5011/TWX 19-PIN 100414DC 5401DM Fairchild dtl catalog fsa2719m 4727BPC FCM7010 FCM7004 937DMQB fairchild rtl FSA2501 PDF

    54LS109

    Abstract: 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109AN J16A M16A LS109 DM74LS109
    Text: LS109A National Semiconductor 54LS109/DM54LS109A/DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and


    OCR Scan
    54LS109/DM54LS109A/DM74LS109A 54LS109 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109AN J16A M16A LS109 DM74LS109 PDF