Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    38K30 Search Results

    SF Impression Pixel

    38K30 Price and Stock

    Vishay Dale CMF5538K300FHEB

    RES 38.3K OHM 1/2W 1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5538K300FHEB Cut Tape 2,638 1
    • 1 $0.72
    • 10 $0.41
    • 100 $0.2455
    • 1000 $0.17738
    • 10000 $0.17738
    Buy Now
    CMF5538K300FHEB Reel 1,000 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.15574
    • 10000 $0.1152
    Buy Now

    Vishay Dale CMF5038K300FHEB

    RES 38.3K OHM 1/4W 1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5038K300FHEB Cut Tape 978 1
    • 1 $0.95
    • 10 $0.78
    • 100 $0.5434
    • 1000 $0.41378
    • 10000 $0.41378
    Buy Now

    Vishay Dale CMF5538K300DHRE

    RES 38.3K OHM 1/2W .5% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5538K300DHRE Reel 5,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.17463
    Buy Now

    Vishay Dale CMF5538K300FKR6

    RES 38.3K OHM 1/2W 1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5538K300FKR6 Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.13857
    • 10000 $0.13857
    Buy Now

    VPG Transducers Y116938K3000B9R

    RES SMD 38.3K OHM 0.4W 3017
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey Y116938K3000B9R Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $9.29281
    • 10000 $9.29281
    Buy Now
    Avnet Americas Y116938K3000B9R Reel 25
    • 1 -
    • 10 -
    • 100 $14.5038
    • 1000 $13.663
    • 10000 $13.663
    Buy Now

    38K30 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    38K30

    Abstract: DELTA39K
    Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and


    Original
    DELTA39KTM Quantum38KTM 16-Kb 48-Kb 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K Delta39K 38K30 PDF

    100K preset horizontal

    Abstract: LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan


    Original
    Quantum38KTM CY38K100 208-pin 208EQFP) Quantum38K30 Quantum38K50 Quantum38K 100K preset horizontal LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510 PDF

    vhdl code for dice game

    Abstract: Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet
    Text: Product Selector Guide Communications Products Description Pins Part Number Freq. Range Mbps ICC (mA) Packages* 3.3V SONET/SDH PMD Transceiver 2.5V SiGe Low Power SONET/SDH Transceiver SONET/SDH Transceiver w/ 100K Logic 2.5 G-Link w/ 100K Logic OC-48 Packet Over SONET (POS) Framer


    Original
    OC-48 CYS25G0101DX CYS25G0102 CYS25G01K100 CYP25G01K100 CY7C9536 CY7C955 CY7B952 CY7B951 10BASE vhdl code for dice game Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet PDF

    Untitled

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG


    Original
    Quantum38Kâ 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K PDF

    Untitled

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global I/O control signal pins; 4 JTAG interface pins


    Original
    Quantum38KTM 38K15 144FBGA MIL-STD-883" /JESD22-A114-A 83MHz 66MHz" 125MHz 83MHz" Quantum38K PDF

    208EQFP

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG


    Original
    Quantum38KTM 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K 208EQFP PDF

    CY3LV010

    Abstract: 38K30 CYDH2200E 38K50
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan


    Original
    Quantum38KTM Quantum38K CY38K100 208-pin 208EQFP) CY3LV010 38K30 CYDH2200E 38K50 PDF

    WIDE BUS FAMILY

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 15K to 100K usable gates — 256 to 1536 macrocells — 92 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global control signal pins; 4 JTAG interface pins for


    Original
    Quantum38KTM WIDE BUS FAMILY PDF

    38K30

    Abstract: DELTA39K CY3LV010
    Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and


    Original
    DELTA39KTM Quantum38KTM 16-Kb 48-Kb 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K Delta39K 38K30 CY3LV010 PDF