PGA149-C-S15D-2
Abstract: 149S8
Text: 149S8 Metal seal 149pin PGA JEDEC Code – 4.5MAX φ1.0TYP 39.0±0.4 35.56±0.3 2.54TYP 3.8±0.3 φ0.46±0.05 39.0±0.4 Weight g R P N M L K J H G F E D C B A 35.56±0.3 2.54TYP EIAJ Package Code PGA149-C-S15D-2.54 15 14 13 12 11 10 9 8 INDEX AREA 7 6 5 4
|
Original
|
149S8
149pin
54TYP
PGA149-C-S15D-2
149S8
|
PDF
|
149C
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE 149 PIN CERAMIC PGA-149C-A03 EIAJ code : HPGA149-C-S15D-2 149-pin ceramic PGA Lead pitch 100mil Pin matrix 15 Sealing method Metal seal PGA-149C-A03 149-pin ceramic PGA (PGA-149C-A03) 2.54 ± 0.25 (.100 ± .010) 36.00 (1.417) DIA 0.46 ± 0.05
|
Original
|
PGA-149C-A03
HPGA149-C-S15D-2
100mil
149-pin
PGA-149C-A03)
R149002SC-3-2
149C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE 149 PIN CERAMIC PGA-149C-A09 EIAJ code : HPGA149-C-S15D-3 Lead pitch 100mil Pin matrix 15 Sealing method Metal seal 149-pin ceramic PGA PGA-149C-A09 149-pin ceramic PGA (PGA-149C-A09) 2.54 ± 0.25 (.100 ± .010) 0.46 +– 0.05 0.08
|
Original
|
PGA-149C-A09
HPGA149-C-S15D-3
100mil
149-pin
PGA-149C-A09)
R149009SC-2-2
|
PDF
|
82389
Abstract: Multibus ii protocol BUS22 B1 intel 82389 Multibus II Bus Interface Controller IEEE-1296 Multibus arbitration protocol multibus II architecture specification multibus multibus ARCHITECTURE
Text: 82389 Message Passing Coprocessor A Multibus II Bus Interface Controller Datasheet Product Features • ■ Highly Integrated VLSI Device — Single-Chip Interface for the Parallel System Bus IEEE 1296 — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA
|
Original
|
32-Byte
FIF09
32-bit
A8475-01
A8476-01
82389
Multibus ii protocol
BUS22 B1
intel 82389
Multibus II Bus Interface Controller
IEEE-1296
Multibus arbitration protocol
multibus II architecture specification
multibus
multibus ARCHITECTURE
|
PDF
|
149C
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE FUJITSU SEMICONDUCTOR DATA SHEET 149 PIN CERAMIC PGA-149C-A09 EIAJ code : HPGA149-C-S15D-3 149-pin ceramic PGA Lead pitch 100 mil Pin matrix 15 Sealing method Metal seal PGA-149C-A09 149-pin ceramic PGA (PGA-149C-A09) 2.54 ± 0.25
|
Original
|
PGA-149C-A09
HPGA149-C-S15D-3
149-pin
PGA-149C-A09)
R149009SC-2-2
149C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE FUJITSU SEMICONDUCTOR DATA SHEET 149 PIN CERAMIC PGA-149C-A03 EIAJ code : HPGA149-C-S15D-2 149-pin ceramic PGA Lead pitch 100 mil Pin matrix 15 Sealing method Metal seal PGA-149C-A03 149-pin ceramic PGA (PGA-149C-A03) 2.54 ± 0.25
|
Original
|
PGA-149C-A03
HPGA149-C-S15D-2
149-pin
PGA-149C-A03)
R149002SC-3-2
|
PDF
|
ty9000
Abstract: TY9000A 1g nand mcp TY9000A000CMGF SD4051 TY9000A000 tc58dyg02f2 nand toshiba ty9000 FBGA149 toshiba mcp
Text: TY9000A000CMGF TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS TENTATIVE Low Power SDRAM and Nand E2PROM Mixed Multi-Chip Package Lead-Free DESCRIPTION The TY9000A000CMGF is a mixed multi-chip package containing a 536,870,912-bit Low Power Synchronous
|
Original
|
TY9000A000CMGF
TY9000A000CMGF
912-bit
256-bit
149-pin
P-FBGA149-1013-0
N-29/29
ty9000
TY9000A
1g nand mcp
SD4051
TY9000A000
tc58dyg02f2
nand toshiba ty9000
FBGA149
toshiba mcp
|
PDF
|
MCP 256M nand toshiba
Abstract: TY80009000AMGF toshiba mcp FBGA149 toshiba mcp nand 512M nand mcp nand sdram mcp TOSHIBA M9
Text: TY80009000AMGF TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS Low Power SDRAM and Nand E2PROM Mixed Multi-Chip Package Lead-Free DESCRIPTION The TY80009000AMGF is a mixed multi-chip package containing a 268,435,456-bit Low Power Synchronous DRAM and a 553,648,128-bit Nand E2PROM. The TY80009000AMGF is available in a 149-pin BGA package
|
Original
|
TY80009000AMGF
TY80009000AMGF
456-bit
128-bit
149-pin
P-FBGA149-1013-0
N-39/39
MCP 256M nand toshiba
toshiba mcp
FBGA149
toshiba mcp nand
512M nand mcp
nand sdram mcp
TOSHIBA M9
|
PDF
|
ty9000
Abstract: TY9000A ty9000a400 MCP 256M nand toshiba TY9000A400BMGF 1g nand mcp toshiba mcp 512M nand mcp ty90 MCP 1g nand toshiba
Text: TY9000A400BMGF TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS Low Power SDRAM and Nand E2PROM Mixed Multi-Chip Package Lead-Free DESCRIPTION The TY9000A400BMGF is a mixed multi-chip package containing a 536,870,912-bit 268,435,456-bit x 2devices
|
Original
|
TY9000A400BMGF
TY9000A400BMGF
912-bit
456-bit
256-bit
149-pin
P-FBGA149-1013-0
N-29/29
ty9000
TY9000A
ty9000a400
MCP 256M nand toshiba
1g nand mcp
toshiba mcp
512M nand mcp
ty90
MCP 1g nand toshiba
|
PDF
|
a06 transistor
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE 149 PIN CERAMIC PGA-149C-A06 149-pin ceramic PGA Lead pitch 100mil Pin matrix 15 Sealing method Metal seal PGA-149C-A06 149-pin ceramic PGA (PGA-149C-A06) 2.54 ± 0.25 (.100 ± .010) 36.00 (1.417) DIA 1.27 (.050) DIA TYP (4 PLCS) 35.56 (1.400)
|
Original
|
PGA-149C-A06
100mil
149-pin
PGA-149C-A06)
R149008SC-1-2
a06 transistor
|
PDF
|
BA021
Abstract: MPC32389 IEEE-1296 82389 ba021p 290145 BAD22 176526
Text: in tj 82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER • Highly Integrated VLSI Device — Single-Chip Interface for the Parallel System Bus IEEE 1296 — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA
|
OCR Scan
|
32-Byte
32-Bit
CSM/002
BA021
MPC32389
IEEE-1296
82389
ba021p
290145
BAD22
176526
|
PDF
|
cmos ic 4584
Abstract: transistor on 4584 40E-12 CMOS 4584 raytheon Raytheon cmos Raytheon Company 2000 as "300 gate ttl array" raytheon
Text: RAYTHEON/ SEMICONDUCTOR HE D I 75ci73tI0 0Q0t.5bl 3 Raytheon Company Semiconductor Division Raytheon CGA70E18 CGA40E12 CGA1ME12 High Density Low Power ECL Gate Array Family Features • Superior performance, lower power, and higher density than existing ECL arrays
|
OCR Scan
|
i73tI0
CGA70E18
CGA40E12
CGA1ME12
70E18)
70E18:
cmos ic 4584
transistor on 4584
40E-12
CMOS 4584
raytheon
Raytheon cmos
Raytheon Company 2000 as
"300 gate ttl array" raytheon
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT&T Product Announcement ATE-Series Digital Bipolar G ate Arrays AT&T Microelectronics is introducing a new series to the family of existing custom gate arrays. The customized high-speed TTL-ECL gate arrays are designed using Scaled-Fast OxideIsolated Logic SFOXIL bipolar
|
OCR Scan
|
ATE6000,
ATE3000,
ATE1000
ATE1000
ATE3000
ATE6000
149-pin
PN88-05DBIP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: In te l 82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER • Highly Integrated VLSI Device -Single-Chip Interface for the Parallel System Bus IEEE 1296 — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA
|
OCR Scan
|
32-Byte
32-Bit
CSM/002
|
PDF
|
|
|
W47B
Abstract: transistor m285 w41b M331 transistor M313 TRANSISTOR MCA2500ECL a6019 Tektronix k15 yg 2025 VIM-332
Text: Ordar this data shaat by MCA1500M/D MOTOROLA n S E M IC O N D U C T O R S P.O. BOX 20912 • PHO ENIX, A R IZ O N A 85036 A d v a n c e Information MOSAIC II MCA1500M MACROCELL ARRAY ECL MACROCELL ARRAY This specification defines the design and performance require
|
OCR Scan
|
MCA1500M/D
MCA1500M
MCA1500M,
1152-bits
MK145BP,
W47B
transistor m285
w41b
M331 transistor
M313 TRANSISTOR
MCA2500ECL
a6019
Tektronix k15
yg 2025
VIM-332
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET ÌÀTCT Bipolar Gate Arrays TE3000 Series Gate Array DESCRIPTION CAD FEATURES The TE3000 high-speed gate array is a member of the Customized TTL-ECL Gate Array family, designed using advanced oxil-isolated OXIL bipolar technology. It features 3000 internal gates and has a total o f 168 inputs,
|
OCR Scan
|
TE3000
50-ohm
149-lead
|
PDF
|
ET3000
Abstract: ER22T m21g ET-30 R04T ET1500 ECL IC NAND IR1P
Text: FUJITSU MICROELECTRONICS 31E D 374T7Í35 001MbIO 3 E B FMI February 1990 Edition 1.1 FUJITSU DATA S H E E T ET750, ET1500, ET3000, ET4500 ECL Series Gate Arrays_ D E S C R IP T IO N The Fujitsu ET series gate array family Is a group of high-speed gate arrays with
|
OCR Scan
|
374T7
001MbIO
ET750,
ET1500,
ET3000,
ET4500
ET1500
ET30Q0,
ET3000
ER22T
m21g
ET-30
R04T
ET1500
ECL IC NAND
IR1P
|
PDF
|
Multibus ii protocol
Abstract: solna d30 176526 multibus II architecture specification
Text: V L S I Tech n o lo gy , in c . _ VM82C389 MESSAGE-PASSING COPROCESSOR MULTIBUS II FEATURES DESCRIPTION • Full-function, single-chip interface to Parallel System Bus PSB The VM82C389 Message-Passing Coprocessor (MPC) provides a highintegration interface solution for the
|
OCR Scan
|
VM82C389
MIL-STD-883C
VM82C389
Multibus ii protocol
solna d30
176526
multibus II architecture specification
|
PDF
|
1N3064
Abstract: 1N916 TE1000 TE3000
Text: DATA SHEET ÌAT&T Bipolar Gate Arrays TE3000 Series Gate Array DESCRIPTION CAD FEATURES The TE3000 high-speed gate array is a member of the Customized TTL-ECL Gate Array family, designed using advanced oxil-isolated OXIL bipolar technology. It features 3000 internal gates and has a total o f 168 inputs,
|
OCR Scan
|
TE3000
50-ohm
149-lead
149-Pin
1N3064
1N916
TE1000
|
PDF
|
MCA600ECL
Abstract: 35Z diode
Text: Order this data sheet by MC10951/D M MOTOROLA SEM ICO NDUCTO RS MC10951 MC10L951 MC100951 P.O. B O X 2 0 9 1 2 • P H O E N IX , A R IZ O N A 8 5 0 3 6 A dvance Info rm atio n 12 X 12 EXPANDABLE MULTIPLIERS The MC10951, 10L951 and 100951 are high-speed 12 x 12 m ul
|
OCR Scan
|
MC10951/D
MC10951
MC10L951
MC100951
MC10951,
10L951
12-bit
24-bit
M10951
MCA600ECL
35Z diode
|
PDF
|
82C389
Abstract: No abstract text available
Text: V LSI Technology, in c VM82C389 MESSAGE-PASSING COPROCESSOR MULTIBUS II FEATURES DESCRIPTION • Full-function, single-chip interface to Parallel System Bus PSB The VM82C389 Message-Passing Coprocessor (MPC) provides a highintegration interface solution for the
|
OCR Scan
|
VM82C389
VM82C389
82C389
|
PDF
|
IEEE-1296
Abstract: BA017 BA011 271091 M82389 D1301S Multibus ii protocol 176526 BA022 BAD29
Text: in te i M82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER M ilita ry Highly Integrated VLSI Device — Single-Chip Interface for the Parallel System Bus — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA
|
OCR Scan
|
M82389
32-Byte
32-Bit
M82389
IEEE-1296
BA017
BA011
271091
D1301S
Multibus ii protocol
176526
BA022
BAD29
|
PDF
|
ET3004M
Abstract: CS31E 4input nor gate ET-3004M
Text: FUJITSU MICROELECTRONICS 31E D • 374^7^2 D014b2b 7 ■ F M I cP February 1990 Edition 1.1 - FUJITSU D A TA S H EE T ET2004M, ET2009M, ET3004M ET-M Series Gate Arrays DESCRIPTION The Fujitsu ET-M Series of ECL Gate Arrays are designed to provide both fast ECL
|
OCR Scan
|
D014b2b
ET2004M,
ET2009M,
ET3004M
ET-2009M
ET-3004M
ET2004M
ET2009M
149-LEAD
ET3004M
CS31E
4input nor gate
ET-3004M
|
PDF
|
HALF ADDER 74
Abstract: half adder ttl 8 bit half adder 74 mb53030 ECL NAND IMPLEMENTATION HALF ADDER Unbuffered LFP4 LDR3
Text: * * c P September 1990 Edition 2.0 FUJITSU DATA SH EET MB53xxx FURY uSeries GaAs Gate Arrays The Fujitsu FURY gate array series incorporates Fujitsu’s 0.8-micron GaAs self-aligned gate process to produce a family of devices ideally suited to the highest performance applications. Incorporating very
|
OCR Scan
|
MB53xxx
D-6000
OVO-094F2
HALF ADDER 74
half adder ttl
8 bit half adder 74
mb53030
ECL NAND IMPLEMENTATION
HALF ADDER
Unbuffered
LFP4
LDR3
|
PDF
|
