k4B2G1646
Abstract: M471B5773EB0 M471B5273EB0 m471b5273 M471B5773 DDR3 pcb design
Text: Rev. 1.0,Jan. 2012 M471B5773EB0 M471B5774EB0 M471B5273EB0 204pin Unbuffered SODIMM based on 2Gb E-die 1.35V 78FBGA with Lead-Free & Halogen-Free RoHS compliant datasheet SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
|
Original
|
PDF
|
M471B5773EB0
M471B5774EB0
M471B5273EB0
204pin
78FBGA
K4B2G1646E
256Mbx8
512Mx64
K4B2G0846E
k4B2G1646
M471B5273EB0
m471b5273
M471B5773
DDR3 pcb design
|
amcc volta
Abstract: No abstract text available
Text: S4814PBI21 Volta 48 FINAL Datasheet Revision 1.13 November 21, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
PDF
|
S4814PBI21
amcc volta
|
aJ-200
Abstract: ycl pcb 452 SDC 2921 TT 2146 ph163539 D2318 LTS 543 seven segment display RGB888 to CCIR656 PIR based human motion DETECTOR CIRCUIT DIAGRAM aJ-102
Text: Technical Reference Manual Real-time, Low Power Network, Multimedia Direct Execution Microprocessor For The JME Platform aJ-200TTMM . Trade marks aJ-200 is trademark of aJile Systems, Inc. Sun, Sun Microsystems and Java are all trademarks of Sun Microsystems in the United States and other countries. All other trademarks are the property of
|
Original
|
PDF
|
aJ-200TM
aJ-200
10BASE-T
100BASE-TX
10BASE-TX
200mA
ycl pcb 452
SDC 2921
TT 2146
ph163539
D2318
LTS 543 seven segment display
RGB888 to CCIR656
PIR based human motion DETECTOR CIRCUIT DIAGRAM
aJ-102
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFF4, MT48V8M16LFF4, MT48LC8M16TG, MT48V8M16TG, MT48V8M16P, MT48LC4M32LFF5, MT48V4M32LFF5 Features Table 1: • Temperature Compensated Self Refresh TCSR • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
128Mb:
MT48LC8M16LFF4,
MT48V8M16LFF4,
MT48LC8M16TG,
MT48V8M16TG,
MT48V8M16P,
MT48LC4M32LFF5,
MT48V4M32LFF5
096-cycle
09005aef8071a76b
|
M471B5673EH1-CF8
Abstract: M471B2873EH1-CF8 M471B2874EH1-CF8 M471B2873EH1 K4B1G1646E M471B5673 DDR3-1066 DDR3-1333 SSTL-15 M471B5673EH1
Text: Unbuffered SoDIMM DDR3 SDRAM DDR3 SDRAM Specification 204pin Unbuffered SODIMM based on 1Gb E-die 64-bit Non-ECC 78/96 FBGA with Lead-Free & Halogen-Free RoHS compliant INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE
|
Original
|
PDF
|
204pin
64-bit
K4B1G0846E
128Mbx8
256MX64
M471B5673EH1-CF8
M471B2873EH1-CF8
M471B2874EH1-CF8
M471B2873EH1
K4B1G1646E
M471B5673
DDR3-1066
DDR3-1333
SSTL-15
M471B5673EH1
|
S19225PBI22
Abstract: S19225PBI AMCC Virtual Concatenation deskew SRAM SAMSUNG
Text: S19225PBI22 Volta 192 Datasheet Revision 1.14 February 23, 2006 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
PDF
|
S19225PBI22
S19225PBI
AMCC Virtual Concatenation deskew
SRAM SAMSUNG
|
tlu 011
Abstract: CP12 CP14 CP15 CRC-32 4000 SERIES MOTOROLA land dpu 230 RX10B
Text: Architecture Guide C-5e/C-3e NETWORK PROCESSOR SILICON REVISION B0 C5EC3EARCH-RM Rev 04 PRODUCTION Architecture Guide C-5e/C-3e Network Processor Silicon Revision B0 C5EC3EARCH-RM Rev 04 Copyright 2004 Motorola, Inc. All rights reserved. No part of this documentation may
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFFF, MT48V8M16LFFF - 2 MEG X 16 X 4 BANKS MT48LC4M32LFFC, MT48V4M32LFFC - 1 MEG X 32 X 4 BANKS For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds FEATURES Figure 1: PIN ASSIGNMENT Top View
|
Original
|
PDF
|
128Mb:
MT48LC8M16LFFF,
MT48V8M16LFFF
MT48LC4M32LFFC,
MT48V4M32LFFC
54-Ball
025mm.
09005aef808ebf65
128Mbx16x32
|
engine control module seg np2
Abstract: tlu 115 tlu 011 CP15 CRC-32 CP12 CP14 l 83s 472 722 C3E 351 IBM powerpc 405 GPr 266MHz PROCESSOR
Text: Architecture Guide C-5e/C-3e NETWORK PROCESSOR SILICON REVISION B0 C5EC3EARCH-RM Rev 04 PRODUCTION Freescale Semiconductor, Inc., 2004. All rights reserved. Architecture Guide C-5e/C-3e Network Processor Silicon Revision B0 C5EC3EARCH-RM Rev 04 How to Reach Us:
|
Original
|
PDF
|
CH370
engine control module seg np2
tlu 115
tlu 011
CP15
CRC-32
CP12
CP14
l 83s 472 722
C3E 351
IBM powerpc 405 GPr 266MHz PROCESSOR
|
90 ball VFBGA
Abstract: 8M16 MT48 MT48LC4M32LF MT48LC8M16LF MT48V4M32LF MT48V8M16LF MT48V8M16LFB4-8 mt48v8m16lfb4 DQ12-DQ15
Text: 128Mb: x16, x32 Mobile SDRAM Features Mobile SDRAM MT48LC8M16LF, MT48V8M16LF, MT48LC4M32LF, MT48V4M32LF Features Options • Temperature-compensated self refresh TCSR • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; column address can be
|
Original
|
PDF
|
128Mb:
MT48LC8M16LF,
MT48V8M16LF,
MT48LC4M32LF,
MT48V4M32LF
096-cycle
LV3900
09005aef807f4885/Source:
09005aef8071a76b
90 ball VFBGA
8M16
MT48
MT48LC4M32LF
MT48LC8M16LF
MT48V4M32LF
MT48V8M16LF
MT48V8M16LFB4-8
mt48v8m16lfb4
DQ12-DQ15
|
SLA 7041
Abstract: amcc volta SLA 7041 ms MT46V16M16-6T AMCC Virtual Concatenation deskew 4XP4 xxaa9 S19225PBI21
Text: S19225PBI21 FINAL Volta192 Datasheet Revision 1.13 November 9, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
PDF
|
S19225PBI21
Volta192
SLA 7041
amcc volta
SLA 7041 ms
MT46V16M16-6T
AMCC Virtual Concatenation deskew
4XP4
xxaa9
|
Untitled
Abstract: No abstract text available
Text: Nanya Technology Corp. DDR3 L 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP NT5CB(C)256M8FN / NT5CB(C)128M16FP Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM Features Signal Integrity JEDEC DDR3 Compliant - Configurable DS for system compatibility
|
Original
|
PDF
|
256M8FN
128M16FP
P5-11
NT5CC128M16FP-DIA
NT5CC128M16FP-DIH
|
Untitled
Abstract: No abstract text available
Text: Nanya Technology Corp. DDR3 L 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP NT5CB(C)256M8FN / NT5CB(C)128M16FP Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM Features Signal Integrity JEDEC DDR3 Compliant - Configurable DS for system compatibility
|
Original
|
PDF
|
256M8FN
128M16FP
P5-11
DDR3L-1866
NT5CC128M16FP-DIA
NT5CC128M16FP-DIH
DDR3L-1866
|
JSP 2N
Abstract: 8M16 MT48G8M16LFFF MT48LC8M16LFFF MT48V8M16LFFF 54-BALL
Text: PRELIMINARY‡ 128Mb: x16 Mobile SDRAM Addendum SYNCHRONOUS DRAM MT48LC8M16LFFF – 2 MEG x 16 x 4 BANKS MT48G8M16LFFF – 2 MEG x 16 x 4 BANKS MT48V8M16LFFF– 2 MEG x 16 x 4 BANKS Features Figure 1: 54-Ball FBGA Pin Assignment Top View This data sheet is an addendum. The complete 128Mb Mobile
|
Original
|
PDF
|
128Mb:
MT48LC8M16LFFF
MT48G8M16LFFF
MT48V8M16LFFF
54-Ball
128Mb
09005aef80ca3ad1
128Mbx16Mobile
JSP 2N
8M16
MT48G8M16LFFF
MT48LC8M16LFFF
MT48V8M16LFFF
|
|
|
DQ6-DQ11
Abstract: MT48V8M16LFB4-8 MT48V8M16P 8x13mm MT48LC8M16TG 54 ball vfbga 8x8mm
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFF4, MT48V8M16LFF4, MT48LC8M16TG, MT48V8M16TG, MT48V8M16P, MT48LC4M32LFF5, MT48V4M32LFF5 Features Table 1: • Temperature Compensated Self Refresh TCSR • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
128Mb:
096-cycle
MT48LC8M16LFF4,
MT48V8M16LFF4,
MT48LC8M16TG,
MT48V8M16TG,
MT48V8M16P,
MT48LC4M32LFF5,
MT48V4M32LFF5
09005aef8071a76b
DQ6-DQ11
MT48V8M16LFB4-8
MT48V8M16P
8x13mm
MT48LC8M16TG
54 ball vfbga 8x8mm
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFF4, MT48V8M16LFF4, MT48LC8M16TG, MT48V8M16TG, MT48V8M16P, MT48LC4M32LFF5, MT48V4M32LFF5 Features Table 1: • Temperature Compensated Self Refresh TCSR • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
128Mb:
096-cycle
MT48LC8M16LFF4,
MT48V8M16LFF4,
MT48LC8M16TG,
MT48V8M16TG,
MT48V8M16P,
MT48LC4M32LFF5,
MT48V4M32LFF5
09005aef8071a76b
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY‡ 128Mb: x16 GRAPHICAL DDR SDRAM ADDENDUM DOUBLE DATA RATE DDR SDRAM MT46V8M16 – 2 MEGX16X4 BANKS Features General Description • 200 MHz Clock, 400 Mb/s/p data rate • Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data
|
Original
|
PDF
|
128Mb:
Modes50
09005aef80b2cb48
128Mbx16DDR
|
K4B2G1646E-BC
Abstract: K4B2G1646 M471B5773EB0 M471B5273EB0 K4B2G16 DDR3-1866 samsung sodimm
Text: Rev. 1.0. Jan. 2012 M471B5773EB0 M471B5774EB0 M471B5273EB0 204pin Unbuffered SODIMM based on 2Gb E-die 78FBGA with Lead-Free & Halogen-Free RoHS compliant datasheet SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
|
Original
|
PDF
|
M471B5773EB0
M471B5774EB0
M471B5273EB0
204pin
78FBGA
implicat28M
K4B2G1646E
256Mbx8
512Mx64
K4B2G1646E-BC
K4B2G1646
M471B5273EB0
K4B2G16
DDR3-1866 samsung sodimm
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 Mobile SDRAM Features SYNCHRONOUS DRAM MT48LC8M16LF, MT48V8M16LF, MT48LC4M32LF, MT48V4M32LF Features Table 1: • Temperature-compensated self refresh TCSR • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; column address can be
|
Original
|
PDF
|
128Mb:
MT48LC8M16LF,
MT48V8M16LF,
MT48LC4M32LF,
MT48V4M32LF
096-cycle
09005aef807f4885/Source:
09005aef8071a76b
128Mbx16x32Mobile
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFF4, MT48V8M16LFF4, MT48LC8M16TG, MT48V8M16TG, MT48V8M16P, MT48LC4M32LFF5, MT48V4M32LFF5 Features Table 1: • Temperature Compensated Self Refresh TCSR • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
128Mb:
096-cycle
MT48LC8M16LFF4,
MT48V8M16LFF4,
MT48LC8M16TG,
MT48V8M16TG,
MT48V8M16P,
MT48LC4M32LFF5,
MT48V4M32LFF5
09005aef8071a76b
|
NT5CC128M16FP
Abstract: No abstract text available
Text: Nanya Technology Corp. DDR3 L 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP NT5CB(C)256M8FN / NT5CB(C)128M16FP Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM Features Signal Integrity JEDEC DDR3 Compliant - Configurable DS for system compatibility
|
Original
|
PDF
|
256M8FN
128M16FP
NT5CC128M16FP-DIA
NT5CC128M16FP-DIH
DDR3L-1866
NT5CC128M16FP
|
Untitled
Abstract: No abstract text available
Text: S4814PBI22 Volta 48 Preliminary Datasheet Revision 1.13 November 21, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
PDF
|
S4814PBI22
|
Untitled
Abstract: No abstract text available
Text: 128Mb: x16, x32 MOBILE SDRAM SYNCHRONOUS DRAM MT48LC8M16LFF4, MT48V8M16LFF4, MT48LC8M16TG, MT48V8M16TG, MT48V8M16P, MT48LC4M32LFF5, MT48V4M32LFF5 Features Table 1: • Temperature Compensated Self Refresh TCSR • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
128Mb:
MT48LC8M16LFF4,
MT48V8M16LFF4,
MT48LC8M16TG,
MT48V8M16TG,
MT48V8M16P,
MT48LC4M32LFF5,
MT48V4M32LFF5
096-cycle
09005aef8071a76b
|
tlu 011
Abstract: CP12 CP14 CP15 CRC-32 32 bit SECDED* encoder adds 5 bit ecc optical fiber free book smart card K001 "routing tables"
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. C-5 Network Processor Architecture Guide C-5 NP D0 Release For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. C-Port Corporation
|
Original
|
PDF
|
|