The Datasheet Archive
Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
Search
DSA2IH0015005.pdf
Manufacturer
Not Available
Partial File Text
Pßl400 PROGRAMMABLE BUS PERIPHERAL FEATURES · Bus I/O --Register Intensive (Buster) EPLD · Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral Functions. · Byte-Wi
Type
Scan
ECAD Model
DSA2IH0015005.pdf preview
Download Datasheet
User Tagged Keywords
74191 8 bit
74191 counter
74194 counter
74194 logic diagram
74194 shift register
74373
74373 output port
74374 74373
74377
74377 register
7474 PIN DIAGRAM
8086 microprocessor
8088 microprocessor
altera logicaps TTL library
buffer 74374
DE flip-flops 7474
Latches 74373
logicaps
logicaps schematic capture
schematic 8086
shift register by using D flip-flop 7474
ttl 74191
TTL 74194
universal programmer schematic
Price & Stock Powered by
Findchips