DSA00314524.pdf by Cypress Semiconductor

Partial File Text CY7C1310V18 CY7C1312V18 CY7C1314V18 PRELIMINARY 18-Mb QDRTM-II SRAM Two-word Burst Architecture Features Functional Description · Separate Independent Read and Write Data Ports -- Sup
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA00314524.pdf preview

Download Datasheet

User Tagged Keywords

CY7C1310V18 CY7C1312V18 CY7C1314V18

Price & Stock Powered by