Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC3SD3400A Search Results

    SF Impression Pixel

    XC3SD3400A Price and Stock

    AMD XC3SD3400A-4FGG676C

    IC FPGA 469 I/O 676FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC3SD3400A-4FGG676C Tray 45 1
    • 1 $136.25
    • 10 $136.25
    • 100 $136.25
    • 1000 $136.25
    • 10000 $136.25
    		Buy Now
    Avnet Asia XC3SD3400A-4FGG676C 40
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    AMD XC3SD3400A-4FG676I

    IC FPGA 469 I/O 676FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC3SD3400A-4FG676I Tray 40
    • 1 -
    • 10 -
    • 100 $196.3
    • 1000 $196.3
    • 10000 $196.3
    		Buy Now

    AMD XC3SD3400A-4CS484I

    IC FPGA 309 I/O 484CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC3SD3400A-4CS484I Tray 84
    • 1 -
    • 10 -
    • 100 $171.6
    • 1000 $171.6
    • 10000 $171.6
    		Buy Now

    AMD XC3SD3400A-4CS484C

    IC FPGA 309 I/O 484CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC3SD3400A-4CS484C Tray 84
    • 1 -
    • 10 -
    • 100 $148.2
    • 1000 $148.2
    • 10000 $148.2
    		Buy Now

    AMD XC3SD3400A-4FG676C

    IC FPGA 469 I/O 676FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC3SD3400A-4FG676C Tray 40
    • 1 -
    • 10 -
    • 100 $171.6
    • 1000 $171.6
    • 10000 $171.6
    		Buy Now
    Find more XC3SD3400A price and stock on Findchips.com

    XC3SD3400A Datasheets (17)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XC3SD3400A-4CS484C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-4CS484I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-4CS484LI Xilinx Extended Spartan-3A FPGAs, Package: 4CS484LI Original PDF
    XC3SD3400A-4CSG484C Xilinx Extended Spartan-3A FPGAs, Package: 4CSG484C Original PDF
    XC3SD3400A-4CSG484C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-4CSG484I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-4CSG484LI Xilinx Extended Spartan-3A FPGAs, Package: 4CSG484LI Original PDF
    XC3SD3400A-4CSG484LI Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-4FG676C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF
    XC3SD3400A-4FG676I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF
    XC3SD3400A-4FGG676C Xilinx Extended Spartan-3A FPGAs, Package: 4FGG676C Original PDF
    XC3SD3400A-4FGG676C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF
    XC3SD3400A-4FGG676I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF
    XC3SD3400A-5CS484C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-5CSG484C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 309 I/O 484CSPBGA Original PDF
    XC3SD3400A-5FG676C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF
    XC3SD3400A-5FGG676C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 469 I/O 676FBGA Original PDF

    XC3SD3400A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC3S700A

    Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities


    Original     		PDF DS529 DS529-1 DS529-2 DS529-3 XC3S50A XC3S200A FT256 DS529-4 XC3S700A xc3s200aft256 XC3S400AFT256 L01P L02P FG320 UG331 L05P xc3s400a ftg256

    Untitled

    Abstract: No abstract text available
    Text: Spartan-3A DSP FPGA Family: Complete Data Sheet R DS610 April 2, 2007 Advance Product Specification Module 1: Introduction and Ordering Information • DS610-1 v1.0 April 2, 2007 • • • • • • • Introduction Features Architectural Overview Configuration Overview


    Original     		PDF DS610 DS610-1 DS610-2 UG331: XC3SD1800A XC3SD3400A FG676 DS610-4

    Untitled

    Abstract: No abstract text available
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 April 23, 2007 Product Specification - Detailed Descriptions by Mode • Master Serial Mode using Platform Flash PROM · Master SPI Mode using Commodity Serial Flash · Master BPI Mode using Commodity Parallel Flash


    Original     		PDF DS529 UG330: DS529-1 XC3S50A XC3S200A FT256 DS529-4

    Altera Cyclone III

    Abstract: SDR FPGA adc types of multipliers INVESTMENT MULTIPLIER spartan 3a AT-513 giga media converter interfacing adsp with spartan-3 fpga fpga fsk fpga based Numerically Controlled Oscillator ofdm spartan 3a dsp
    Text: White Paper Architecture and Component Selection for SDR Applications Introduction In wireless communications, particularly the military space, software-defined radio SDR is the goal. The basic concept of SDR is to position the digital-to-analog separation as close as possible to the antenna. This is


    Original     		PDF

    spi flash programmer schematic

    Abstract: UG332 spi flash spartan 6 AT45DB642D Numonyx M25P128 MultiBoot service manual proton 1100 quick 850a interface of IR SENSOR with SPARTAN3 FPGA eprom e spi flash
    Text: Spartan-3 Generation Configuration User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG332 v1.5 March 16, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original     		PDF UG332 X8Y15 SRL16 spi flash programmer schematic UG332 spi flash spartan 6 AT45DB642D Numonyx M25P128 MultiBoot service manual proton 1100 quick 850a interface of IR SENSOR with SPARTAN3 FPGA eprom e spi flash

    SPARTAN-3A DSP 3400A

    Abstract: AD7180 schematic diagram vga to rca CH7301 SPARTAN camera link interface of camera with virtex 5 fpga for image image sensor micron 9V022 block diagram images of lcd display 16x2 MT9V022 i2c
    Text: Spartan-3A DSP FPGA FPGA Starter Video Video Kit Starter Kit User Guide [Guide Subtitle] [optional] UG456 v2.0 November 17, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development


    Original     		PDF UG456 SPARTAN-3A DSP 3400A AD7180 schematic diagram vga to rca CH7301 SPARTAN camera link interface of camera with virtex 5 fpga for image image sensor micron 9V022 block diagram images of lcd display 16x2 MT9V022 i2c

    XC6SLX9-TQG144-2C

    Abstract: XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484
    Text: 32-Bit Initiator/Target v3 & v4 for PCI DS206 December 2, 2009 Product Specification v3.167 & v4.11 Features • Fully compliant 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution • Pre-defined implementation for predictable timing


    Original     		PDF 32-Bit DS206 32-bit, XC6SLX9-TQG144-2C XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484

    XC6SLX45-CSG324

    Abstract: XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676
    Text: 64-Bit Initiator/Target v3 & v4 for PCI DS205 December 2, 2009 Product Specification v3.167 & v4.10 Features Core Facts • Fully compliant 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI Resource Utilization 1 v4 Core v3 Core • Customizable, programmable, single-chip solution


    Original     		PDF 64-Bit DS205 64-bit, XC6SLX45-CSG324 XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676

    XC7K325TFFG900

    Abstract: XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 October 19, 2011 Product Specification v3.167 & v4.15 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original     		PDF 32-Bit DS206 32-bit, XC7K325TFFG900 XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    XC6SLX45-FGG484

    Abstract: xilinx logicore core dds DSP48A1s xilinx logicore core dds square wave DS558 DSP48 precision Sine 1Mhz Wave Generator vhdl for 8 point fft in xilinx sine cosine phase quadrant look-up address f xc3*6
    Text: LogiCORE IP DDS Compiler v4.0 DS558 December 2, 2009 Product Specification Introduction The LogiCORE IP DDS Direct Digital Synthesizer Compiler core sources sinusoidal waveforms for use in many applications. A DDS consists of a Phase Generator and a SIN/COS Lookup Table. These parts are available


    Original     		PDF DS558 XC6SLX45-FGG484 xilinx logicore core dds DSP48A1s xilinx logicore core dds square wave DSP48 precision Sine 1Mhz Wave Generator vhdl for 8 point fft in xilinx sine cosine phase quadrant look-up address f xc3*6

    Xilinx spartan xc3s400_ft256

    Abstract: XC3S400_FT256 XC3S400PQ208 XC3S250EPQ208 xc3s400TQ144 XC3S400FT256 xc3s1400afg676 XC3S700AFG484 XC3S500EPQ208 XC3S200FT256
    Text: Memory Interface Solutions User Guide UG086 v3.3 December 2, 2009 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original     		PDF UG086 DQS10 DQS11 DQS12 DQS13 DQS14 DQS15 DQS16 DQS17 Xilinx spartan xc3s400_ft256 XC3S400_FT256 XC3S400PQ208 XC3S250EPQ208 xc3s400TQ144 XC3S400FT256 xc3s1400afg676 XC3S700AFG484 XC3S500EPQ208 XC3S200FT256

    XCF04S

    Abstract: xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb
    Text: 47 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.13.1 April 3, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process


    Original     		PDF DS123 XCF04S xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb

    S25FL128* spansion

    Abstract: simple spi flash spi flash what the difference between the spartan and virtex ADM6384x27D2 virtex5 Xilinx spartan xc3s400a FPGA 456 interfacing adsp with spartan-3 fpga XAPP951
    Text: Connecting Spansion SPI Serial Flash to Configure Xilinx® FPGAs Application Note by Frank Cirimele and Jocelyn Carroue 1. Introduction Xilinx FPGAs are programmable logic devices used for basic logic functions, chip-to-chip connectivity, signal processing, and embedded processing. These devices are programmed and configured using an array of


    Original     		PDF

    XC7Z020CLG400

    Abstract: XC7Z020CLG484 XC7K160Tffg676 XC7Z045FFG900 XC7A200T-FBG484 XC7Z010-CLG400
    Text: LogiCORE IP 64-Bit Initiator/Target v3 & v4 for PCI DS205 October 16, 2012 Product Specification v3.167 & v4.18 Features LogiCORE IP Facts • Fully compatible 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI™ • Customizable, programmable, single-chip solution


    Original     		PDF 64-Bit DS205 64-bit, XC7Z020CLG400 XC7Z020CLG484 XC7K160Tffg676 XC7Z045FFG900 XC7A200T-FBG484 XC7Z010-CLG400

    vhdl code for DES algorithm

    Abstract: XAPP921c FLOATING POINT PROCESSOR TMSC6000 pulse compression radar fir filter matlab code LMS adaptive filter simulink model verilog code for lms adaptive equalizer for audio LMS simulink 3SD1800A XILINX vhdl code REED SOLOMON encoder decoder fir filter with lms algorithm in vhdl code
    Text: XtremeDSP Solutions Selection Guide June 2008 Introduction Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35


    Original     		PDF

    XC3S1400AFT256

    Abstract: XC3S50A XC3S400A LVDS25 FT256 XC3S700A XC3S400AFT256 UG334 XC3S1400A SRL16
    Text: Spartan-3A FPGA Family: Data Sheet DS529 August 19, 2010 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS529-1 v2.0 August 19, 2010 DS529-3 (v2.0) August 19, 2010 • • • • • •


    Original     		PDF DS529 DS529-1 DS529-3 DS529-2 XC3S1400A FG676 XC3SD1800A XC3S700A FT256 XC3S1400AFT256 XC3S50A XC3S400A LVDS25 XC3S400AFT256 UG334 SRL16

    manual SPARTAN-3 XC3S400 evaluation kit

    Abstract: hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331
    Text: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.7 August 19, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development


    Original     		PDF UG331 guides/ug332 manual SPARTAN-3 XC3S400 evaluation kit hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331

    xc7a100tcsg324

    Abstract: XC7A200T-FBG484 XC6SLX16CSG324 Xilinx ISE Design Suite 14.2 XC6SLX45-FGG484 XC6SLX100-FGG676 XC6SLX16-CSG324 XC6SLX45-CSG324 XC6SLX9CSG324 XC6SLX45-CSG484
    Text: LogiCORE IP 64-Bit Initiator/Target v3 & v4 for PCI DS205 July 25, 2012 Product Specification v3.167 & v4.17 Features LogiCORE IP Facts • Fully compatible 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI™ • Customizable, programmable, single-chip solution


    Original     		PDF 64-Bit DS205 64-bit, xc7a100tcsg324 XC7A200T-FBG484 XC6SLX16CSG324 Xilinx ISE Design Suite 14.2 XC6SLX45-FGG484 XC6SLX100-FGG676 XC6SLX16-CSG324 XC6SLX45-CSG324 XC6SLX9CSG324 XC6SLX45-CSG484

    xc3s400a ftg256

    Abstract: xilinx MARKING CODE SPARTAN 3an XC3S700A FGG484 Xilinx XC3S200AN XC3S50A VQ100 Spartan-3an xc3s50an xilinx XC3S200A 8 bit binary numbers multiplication picoblaze UG331
    Text: 6 R Extended Spartan-3A Family Overview DS706 v1.0.1 January 29, 2010 Product Specification General Description The Extended Spartan -3A family of Field-Programmable Gate Arrays (FPGAs) solves the design challenges in many highvolume, cost-sensitive electronic applications. With 12 devices ranging from 50,000 to 3.4 million system gates (as shown in


    Original     		PDF DS706 xc3s400a ftg256 xilinx MARKING CODE SPARTAN 3an XC3S700A FGG484 Xilinx XC3S200AN XC3S50A VQ100 Spartan-3an xc3s50an xilinx XC3S200A 8 bit binary numbers multiplication picoblaze UG331

    XC6VLX75T-FF784

    Abstract: XC6SLX45t-fgg484 XC3SD3400AFG676 2V112 MULT18X18 XC3SD3400A-FG676 xilinx parallel multiplier IP XC6SLX45T DS255 xc6slx45tfgg484
    Text: LogiCORE IP Multiplier v11.2 DS255 September 16, 2009 Product Specification Introduction The Xilinx LogiCORE IP Multiplier implements high-performance, optimized multipliers. A number of resource and performance trade-off options are available to tailor the core to a particular application.


    Original     		PDF DS255 XC6VLX75T-FF784 XC6SLX45t-fgg484 XC3SD3400AFG676 2V112 MULT18X18 XC3SD3400A-FG676 xilinx parallel multiplier IP XC6SLX45T xc6slx45tfgg484

    str 5653

    Abstract: STR - Z 2757 STR M 6545 16 point FFT radix-4 VHDL documentation radix-2 DIT FFT vhdl program STR G 5653 STR F 5653 xc6slx150t RTL 8376 matlab code for radix-4 fft
    Text: Fast Fourier Transform v7.0 DS260 June 24, 2009 Product Specification Introduction Overview The Xilinx LogiCORE IP Fast Fourier Transform FFT implements the Cooley-Tukey FFT algorithm, a computationally efficient method for calculating the Discrete Fourier Transform (DFT).


    Original     		PDF DS260 str 5653 STR - Z 2757 STR M 6545 16 point FFT radix-4 VHDL documentation radix-2 DIT FFT vhdl program STR G 5653 STR F 5653 xc6slx150t RTL 8376 matlab code for radix-4 fft

    csb 485 E2

    Abstract: Xilinx XCF08P XCF01SVO20 XCF32P XCF128X fs48 xc3s400 pinout XCF32PVO48 DS123 VO48
    Text: 48 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.16 November 14, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process


    Original     		PDF DS123 VOG20 csb 485 E2 Xilinx XCF08P XCF01SVO20 XCF32P XCF128X fs48 xc3s400 pinout XCF32PVO48 DS123 VO48

    RGMII constraints

    Abstract: TEMAC free source code for cdma transceiver using vhdl 7206 cisco power requirement 7206 cisco GMII VLAN Tag RGMII RGMII phy DS537 LocalLink
    Text: XPS LL TEMAC v2.03a DS537 December 2, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the XPS_LL_TEMAC soft Ethernet core. This core provides a control interface to internal registers via a 32-bit Processor Local Bus (PLB) Version 4.6 as described in the


    Original     		PDF DS537 32-bit 128-Bit RGMII constraints TEMAC free source code for cdma transceiver using vhdl 7206 cisco power requirement 7206 cisco GMII VLAN Tag RGMII RGMII phy LocalLink